Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 20 02:35:36 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/tryfir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ARADDR[7] (HIGH)

tapa_reg[1]/G
tapa_reg[2]/G
tapa_reg[3]/G
tapa_reg[4]/G
tapa_reg[5]/G
tapa_reg[6]/G

 There are 6 register/latch pins with no clock driven by root clock pin: ARVALID (HIGH)

tapa_reg[1]/G
tapa_reg[2]/G
tapa_reg[3]/G
tapa_reg[4]/G
tapa_reg[5]/G
tapa_reg[6]/G

 There are 6 register/latch pins with no clock driven by root clock pin: AWADDR[7] (HIGH)

tapa_reg[1]/G
tapa_reg[2]/G
tapa_reg[3]/G
tapa_reg[4]/G
tapa_reg[5]/G
tapa_reg[6]/G

 There are 6 register/latch pins with no clock driven by root clock pin: AWVALID (HIGH)

tapa_reg[1]/G
tapa_reg[2]/G
tapa_reg[3]/G
tapa_reg[4]/G
tapa_reg[5]/G
tapa_reg[6]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

tapa_reg[1]/D
tapa_reg[2]/D
tapa_reg[3]/D
tapa_reg[4]/D
tapa_reg[5]/D
tapa_reg[6]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.485        0.000                      0                  438        0.112        0.000                      0                  438        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.485        0.000                      0                  438        0.112        0.000                      0                  438        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_WE[0]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 3.407ns (67.835%)  route 1.616ns (32.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.816     3.750    SS_tready_OBUF
                                                                      r  Data_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.045 r  Data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     4.845    Data_WE_OBUF[0]
                                                                      r  Data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.480 r  Data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.480    Data_WE[0]
                                                                      r  Data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_WE[1]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 3.407ns (67.835%)  route 1.616ns (32.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.816     3.750    SS_tready_OBUF
                                                                      r  Data_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.045 r  Data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     4.845    Data_WE_OBUF[0]
                                                                      r  Data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.480 r  Data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.480    Data_WE[1]
                                                                      r  Data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_WE[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 3.407ns (67.835%)  route 1.616ns (32.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.816     3.750    SS_tready_OBUF
                                                                      r  Data_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.045 r  Data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     4.845    Data_WE_OBUF[0]
                                                                      r  Data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.480 r  Data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.480    Data_WE[2]
                                                                      r  Data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_WE[3]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 3.407ns (67.835%)  route 1.616ns (32.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.816     3.750    SS_tready_OBUF
                                                                      r  Data_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.045 r  Data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     4.845    Data_WE_OBUF[0]
                                                                      r  Data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.480 r  Data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.480    Data_WE[3]
                                                                      r  Data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[0]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[0]
                                                                      r  Data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[0]
                                                                      r  Data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[10]
                                                                      r  Data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[10]
                                                                      r  Data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[11]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[11]
                                                                      r  Data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[11]
                                                                      r  Data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[12]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[12]
                                                                      r  Data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[12]
                                                                      r  Data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[13]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[13]
                                                                      r  Data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[13]
                                                                      r  Data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Di[14]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.407ns (74.185%)  route 1.186ns (25.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     2.456    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.386     3.320    SS_tready_OBUF
                                                                      r  Data_Di_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.615 r  Data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.415    Data_Di_OBUF[14]
                                                                      r  Data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.050 r  Data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.050    Data_Di[14]
                                                                      r  Data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tapa_reg[1]__1/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapa_reg[1]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.147ns (48.792%)  route 0.154ns (51.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[1]__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tapa_reg[1]__1/Q
                         net (fo=6, unplaced)         0.154     0.979    Tap_A_OBUF[1]
                         FDRE                                         r  tapa_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[1]__1/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.044     0.867    tapa_reg[1]__1
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_ap_start_reg__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  int_ap_start_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    int_ap_start
                                                                      r  int_ap_start__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  int_ap_start__0_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    int_ap_start__0_i_1_n_0
                         FDRE                                         r  int_ap_start_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  int_ap_start_reg__0/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    int_ap_start_reg__0
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dataa_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataa_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.308ns (76.059%)  route 0.097ns (23.941%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  dataa_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  dataa_reg[2]__0/Q
                         net (fo=8, unplaced)         0.097     0.921    Data_A_OBUF[2]
                                                                      r  dataa_reg[4]__0_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.161     1.082 r  dataa_reg[4]__0_i_1/O[2]
                         net (fo=2, unplaced)         0.000     1.082    dataa_reg[4]__0_i_1_n_5
                         FDRE                                         r  dataa_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  dataa_reg[3]__0/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    dataa_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sstready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sstready_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sstready_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    SS_tready_OBUF
                                                                      r  sstready_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sstready_i_2/O
                         net (fo=1, unplaced)         0.000     1.085    sstready_i_2_n_0
                         FDRE                                         r  sstready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  sstready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    sstready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firstate_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstate_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.245ns (59.477%)  route 0.167ns (40.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  firstate_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  firstate_reg/Q
                         net (fo=56, unplaced)        0.167     0.991    firstate
                                                                      r  firstate_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.089 r  firstate_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    firstate_i_1_n_0
                         FDRE                                         r  firstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  firstate_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    firstate_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dataa_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataa_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.330ns (77.293%)  route 0.097ns (22.708%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  dataa_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  dataa_reg[2]__0/Q
                         net (fo=8, unplaced)         0.097     0.921    Data_A_OBUF[2]
                                                                      r  dataa_reg[4]__0_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.183     1.104 r  dataa_reg[4]__0_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.104    dataa_reg[4]__0_i_1_n_4
                         FDRE                                         r  dataa_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  dataa_reg[4]__0/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    dataa_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ymult_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  ymult_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ymult_reg[12]__0/Q
                         net (fo=2, unplaced)         0.145     0.970    ymult_reg[12]__0_n_0
                                                                      r  yout_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  yout_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.115    p_1_in[13]
                         FDRE                                         r  yout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    yout_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ymult_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  ymult_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ymult_reg[0]__0/Q
                         net (fo=2, unplaced)         0.145     0.970    ymult_reg[0]__0_n_0
                                                                      r  yout_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  yout_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.115    p_1_in[1]
                         FDRE                                         r  yout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    yout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ymult_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  ymult_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ymult_reg[4]__0/Q
                         net (fo=2, unplaced)         0.145     0.970    ymult_reg[4]__0_n_0
                                                                      r  yout_reg[7]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  yout_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.115    p_1_in[5]
                         FDRE                                         r  yout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    yout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ymult_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.678    ACLK_IBUF_BUFG
                         FDRE                                         r  ymult_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ymult_reg[8]__0/Q
                         net (fo=2, unplaced)         0.145     0.970    ymult_reg[8]__0_n_0
                                                                      r  yout_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  yout_reg[11]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.115    p_1_in[9]
                         FDRE                                         r  yout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    yout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                ACLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                ymult0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                ymult_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bramstate_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[10]__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                dataa_reg[11]__1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                bramstate_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                bramstate_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                bramstate_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                bramstate_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[10]__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                dataa_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS_tdata[0]
                            (input port)
  Destination:            Data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[0] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[0]
                                                                      r  SS_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[0]
                                                                      r  Data_Di_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[0]
                                                                      r  Data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[0]
                                                                      r  Data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[10]
                            (input port)
  Destination:            Data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[10] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[10]
                                                                      r  SS_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[10]
                                                                      r  Data_Di_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[10]
                                                                      r  Data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[10]
                                                                      r  Data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[11]
                            (input port)
  Destination:            Data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[11] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[11]
                                                                      r  SS_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[11]
                                                                      r  Data_Di_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[11]
                                                                      r  Data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[11]
                                                                      r  Data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[12]
                            (input port)
  Destination:            Data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[12] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[12]
                                                                      r  SS_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[12]
                                                                      r  Data_Di_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[12]
                                                                      r  Data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[12]
                                                                      r  Data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[13]
                            (input port)
  Destination:            Data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[13] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[13]
                                                                      r  SS_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[13]
                                                                      r  Data_Di_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[13]
                                                                      r  Data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[13]
                                                                      r  Data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[14]
                            (input port)
  Destination:            Data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[14] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[14]
                                                                      r  SS_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[14]
                                                                      r  Data_Di_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[14]
                                                                      r  Data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[14]
                                                                      r  Data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[15]
                            (input port)
  Destination:            Data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[15] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[15]
                                                                      r  SS_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[15]
                                                                      r  Data_Di_OBUF[15]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[15]
                                                                      r  Data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[15]
                                                                      r  Data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[16]
                            (input port)
  Destination:            Data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[16] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[16]
                                                                      r  SS_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[16]
                                                                      r  Data_Di_OBUF[16]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[16]
                                                                      r  Data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[16]
                                                                      r  Data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[17]
                            (input port)
  Destination:            Data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[17] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[17]
                                                                      r  SS_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[17]
                                                                      r  Data_Di_OBUF[17]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[17]
                                                                      r  Data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[17]
                                                                      r  Data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_tdata[18]
                            (input port)
  Destination:            Data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  SS_tdata[18] (IN)
                         net (fo=0)                   0.000     2.000    SS_tdata[18]
                                                                      r  SS_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  SS_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    SS_tdata_IBUF[18]
                                                                      r  Data_Di_OBUF[18]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.895 r  Data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    Data_Di_OBUF[18]
                                                                      r  Data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  Data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.330    Data_Di[18]
                                                                      r  Data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tapa_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.329ns (79.770%)  route 0.337ns (20.230%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[1]/Q
                         net (fo=6, unplaced)         0.337     0.515    Tap_A_OBUF[1]
                                                                      r  Tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.666 r  Tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.666    Tap_A[1]
                                                                      r  Tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.383ns (80.405%)  route 0.337ns (19.595%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.337     0.515    Tap_A_OBUF[2]
                                                                      r  Tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     1.720 r  Tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.720    Tap_A[2]
                                                                      r  Tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tapa_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.383ns (80.405%)  route 0.337ns (19.595%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[3]/Q
                         net (fo=11, unplaced)        0.337     0.515    Tap_A_OBUF[3]
                                                                      r  Tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     1.720 r  Tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.720    Tap_A[3]
                                                                      r  Tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.383ns (80.405%)  route 0.337ns (19.595%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.337     0.515    Tap_A_OBUF[4]
                                                                      r  Tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     1.720 r  Tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.720    Tap_A[4]
                                                                      r  Tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tapa_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.383ns (80.405%)  route 0.337ns (19.595%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[5]/Q
                         net (fo=12, unplaced)        0.337     0.515    Tap_A_OBUF[5]
                                                                      r  Tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     1.720 r  Tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.720    Tap_A[5]
                                                                      r  Tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tapa_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.383ns (80.405%)  route 0.337ns (19.595%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[6]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[6]/Q
                         net (fo=6, unplaced)         0.337     0.515    Tap_A_OBUF[6]
                                                                      r  Tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     1.720 r  Tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.720    Tap_A[6]
                                                                      r  Tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[7]
                            (input port)
  Destination:            tapa_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  AWADDR[7] (IN)
                         net (fo=0)                   0.000     2.000    AWADDR[7]
                                                                      r  AWADDR_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  AWADDR_IBUF[7]_inst/O
                         net (fo=9, unplaced)         0.337     2.538    AWADDR_IBUF[7]
                                                                      r  tapa_reg[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     2.581 r  tapa_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.581    tapa_reg[1]_i_1_n_0
                         LDCE                                         r  tapa_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[2]
                            (input port)
  Destination:            tapa_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  AWADDR[2] (IN)
                         net (fo=0)                   0.000     2.000    AWADDR[2]
                                                                      r  AWADDR_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  AWADDR_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    AWADDR_IBUF[2]
                                                                      r  tapa_reg[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     2.583 r  tapa_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.583    tapa_reg[2]_i_1_n_0
                         LDCE                                         r  tapa_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[3]
                            (input port)
  Destination:            tapa_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  AWADDR[3] (IN)
                         net (fo=0)                   0.000     2.000    AWADDR[3]
                                                                      r  AWADDR_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  AWADDR_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    AWADDR_IBUF[3]
                                                                      r  tapa_reg[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     2.583 r  tapa_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.583    tapa_reg[3]_i_1_n_0
                         LDCE                                         r  tapa_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[4]
                            (input port)
  Destination:            tapa_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  AWADDR[4] (IN)
                         net (fo=0)                   0.000     2.000    AWADDR[4]
                                                                      r  AWADDR_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  AWADDR_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    AWADDR_IBUF[4]
                                                                      r  tapa_reg[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     2.583 r  tapa_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     2.583    tapa_reg[4]_i_1_n_0
                         LDCE                                         r  tapa_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 2.616ns (60.894%)  route 1.375ns (32.007%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.654 r  yout_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    yout_reg[27]_i_1_n_0
                                                                      r  yout_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.991 r  yout_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.991    p_1_in[29]
                         FDRE                                         r  yout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[29]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 2.610ns (60.839%)  route 1.375ns (32.051%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.654 r  yout_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    yout_reg[27]_i_1_n_0
                                                                      r  yout_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.985 r  yout_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.985    p_1_in[31]
                         FDRE                                         r  yout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[31]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 2.535ns (60.142%)  route 1.375ns (32.622%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.654 r  yout_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    yout_reg[27]_i_1_n_0
                                                                      r  yout_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.910 r  yout_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.910    p_1_in[30]
                         FDRE                                         r  yout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[30]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 2.511ns (59.914%)  route 1.375ns (32.808%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.654 r  yout_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    yout_reg[27]_i_1_n_0
                                                                      r  yout_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.886 r  yout_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.886    p_1_in[28]
                         FDRE                                         r  yout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[28]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 2.499ns (59.799%)  route 1.375ns (32.903%))
  Logic Levels:           10  (CARRY4=7 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.874 r  yout_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.874    p_1_in[25]
                         FDRE                                         r  yout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[25]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 2.493ns (59.741%)  route 1.375ns (32.950%))
  Logic Levels:           10  (CARRY4=7 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.868 r  yout_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.868    p_1_in[27]
                         FDRE                                         r  yout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[27]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 2.418ns (59.004%)  route 1.375ns (33.553%))
  Logic Levels:           10  (CARRY4=7 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.793 r  yout_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.793    p_1_in[26]
                         FDRE                                         r  yout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[26]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 2.394ns (58.763%)  route 1.375ns (33.751%))
  Logic Levels:           10  (CARRY4=7 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.537 r  yout_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.537    yout_reg[23]_i_1_n_0
                                                                      r  yout_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.769 r  yout_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.769    p_1_in[24]
                         FDRE                                         r  yout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[24]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 2.382ns (58.641%)  route 1.375ns (33.850%))
  Logic Levels:           9  (CARRY4=6 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.757 r  yout_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.757    p_1_in[21]
                         FDRE                                         r  yout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[21]/C

Slack:                    inf
  Source:                 tapa_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 2.376ns (58.580%)  route 1.375ns (33.900%))
  Logic Levels:           9  (CARRY4=6 LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tapa_reg[4]/Q
                         net (fo=8, unplaced)         0.844     1.469    Tap_A_OBUF[4]
                                                                      r  smstate_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.764 r  smstate_i_2/O
                         net (fo=34, unplaced)        0.522     2.286    smstate_i_2_n_0
                                                                      r  yout[3]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.410 r  yout[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.410    yout[3]_i_4_n_0
                                                                      r  yout_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.943 r  yout_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.952    yout_reg[3]_i_1_n_0
                                                                      r  yout_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  yout_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.069    yout_reg[7]_i_1_n_0
                                                                      r  yout_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.186 r  yout_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.186    yout_reg[11]_i_1_n_0
                                                                      r  yout_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.303 r  yout_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.303    yout_reg[15]_i_1_n_0
                                                                      r  yout_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.420 r  yout_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.420    yout_reg[19]_i_1_n_0
                                                                      r  yout_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.751 r  yout_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.751    p_1_in[23]
                         FDRE                                         r  yout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439     2.128    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tapa_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[1]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.178ns (53.638%)  route 0.154ns (46.489%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[1]/Q
                         net (fo=6, unplaced)         0.154     0.332    Tap_A_OBUF[1]
                         FDRE                                         r  tapa_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[1]__1/C

Slack:                    inf
  Source:                 tapa_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.276ns (58.474%)  route 0.218ns (46.081%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[3]/Q
                         net (fo=11, unplaced)        0.218     0.396    Tap_A_OBUF[3]
                                                                      r  tapa[4]__1_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.494 r  tapa[4]__1_i_1/O
                         net (fo=1, unplaced)         0.000     0.494    tapa[4]__1_i_1_n_0
                         FDRE                                         r  tapa_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[4]__1/C

Slack:                    inf
  Source:                 tapa_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[6]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.276ns (58.474%)  route 0.218ns (46.081%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[3]/Q
                         net (fo=11, unplaced)        0.218     0.396    Tap_A_OBUF[3]
                                                                      r  tapa[6]__1_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.494 r  tapa[6]__1_i_2/O
                         net (fo=1, unplaced)         0.000     0.494    tapa[6]__1_i_2_n_0
                         FDRE                                         r  tapa_reg[6]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[6]__1/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            smstate_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.276ns (56.800%)  route 0.231ns (47.624%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.231     0.409    Tap_A_OBUF[2]
                                                                      f  smstate_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     0.507 r  smstate_i_1/O
                         net (fo=1, unplaced)         0.000     0.507    smstate_i_1_n_0
                         FDRE                                         r  smstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  smstate_reg/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[2]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.276ns (56.800%)  route 0.231ns (47.624%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.231     0.409    Tap_A_OBUF[2]
                                                                      f  tapa[2]__1_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     0.507 r  tapa[2]__1_i_1/O
                         net (fo=1, unplaced)         0.000     0.507    tapa[2]__1_i_1_n_0
                         FDRE                                         r  tapa_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[2]__1/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.276ns (56.800%)  route 0.231ns (47.624%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.231     0.409    Tap_A_OBUF[2]
                                                                      r  tapa[3]__1_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     0.507 r  tapa[3]__1_i_1/O
                         net (fo=1, unplaced)         0.000     0.507    tapa[3]__1_i_1_n_0
                         FDRE                                         r  tapa_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[3]__1/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tapa_reg[5]__1/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.276ns (56.800%)  route 0.231ns (47.624%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.231     0.409    Tap_A_OBUF[2]
                                                                      r  tapa[5]__1_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.507 r  tapa[5]__1_i_1/O
                         net (fo=1, unplaced)         0.000     0.507    tapa[5]__1_i_1_n_0
                         FDRE                                         r  tapa_reg[5]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  tapa_reg[5]__1/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            smtvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.276ns (46.811%)  route 0.314ns (53.261%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.314     0.492    Tap_A_OBUF[2]
                                                                      f  smtvalid_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     0.590 r  smtvalid_i_1/O
                         net (fo=1, unplaced)         0.000     0.590    smtvalid_i_1_n_0
                         FDRE                                         r  smtvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  smtvalid_reg/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.340ns (52.019%)  route 0.314ns (48.046%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.314     0.492    Tap_A_OBUF[2]
                                                                      r  yout[11]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.590 r  yout[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.590    yout[11]_i_2_n_0
                                                                      r  yout_reg[11]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.654 r  yout_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.654    p_1_in[11]
                         FDRE                                         r  yout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[11]/C

Slack:                    inf
  Source:                 tapa_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.340ns (52.019%)  route 0.314ns (48.046%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tapa_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tapa_reg[2]/Q
                         net (fo=44, unplaced)        0.314     0.492    Tap_A_OBUF[2]
                                                                      r  yout[15]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.590 r  yout[15]_i_2/O
                         net (fo=1, unplaced)         0.000     0.590    yout[15]_i_2_n_0
                                                                      r  yout_reg[15]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.654 r  yout_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.654    p_1_in[15]
                         FDRE                                         r  yout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
                                                                      r  ACLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  ACLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    ACLK_IBUF
                                                                      r  ACLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     1.032    ACLK_IBUF_BUFG
                         FDRE                                         r  yout_reg[15]/C





