package samples

import org.junit.Test
import sysk.*

class DFFTest {

    private class Testbench(name: String, parent: SysModule): SysModule(name, parent) {

        val d = output<SysWireState>("d")

        val clk = wireInput("clk")
        val q   = wireInput("q")

        private var counter = 0
        private var phase = 0

        private val f: SysTriggeredFunction = triggeredFunction({
            if (it is SysWait.Initialize) {
                d.value = SysWireState.X
            }
            else {
                println("$currentTime: q = ${q.value} counter = $counter")
                when (counter) {
                    0 -> {
                        assert(q.x) { "q should be x at the beginning" }
                        println("ZERO")
                    }
                    1 -> {
                        if (phase == 0)
                            assert(q.x) { "q should be x after q = x and D = X" }
                        else
                            assert(q.zero) { "q should be false after q = false and D = 0" }

                        // All changes at clock N are received at clock N+1 and processed at clock N+2
                        d.value = SysWireState.ONE
                        println("ONE")
                    }
                    2 -> {
                        if (phase == 0)
                            assert(q.x) { "q should be x after q = x and D = X" }
                        else
                            assert(q.zero) { "q should be false after q = false and D = 0" }

                        d.value = SysWireState.ZERO
                        println("TWO")
                    }
                    3 -> {
                        assert(q.one) { "q should be true after D = 1" }
                        println("THREE")
                    }
                    4 -> {
                        assert(q.zero) { "q should be false after D = 0" }
                        println("FOUR")
                    }
                }
                counter++
                if (counter > 4) {
                    counter = 1
                    phase++
                    if (phase == 4) {
                        scheduler.stop()
                    }
                }
            }
            f.wait()
        }, clk)
    }

    private class Top : SysTopModule("top", SysScheduler()) {
        val d = signal("d", SysWireState.X)

        val clk = clockedSignal("clk", time(20, TimeUnit.NS))
        val q = signal("q", SysWireState.X)

        val ff = DFF("my", this)
        private val tb = Testbench("your", this)

        init {
            bind(ff.d to d, ff.clk to clk, tb.clk to clk, tb.q to q)
            bind(ff.q to q, tb.d to d)
        }
    }

    @Test
    fun test() {
        Top().start()
    }
}
