Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: CiscV_0, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.008s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: CiscV_0, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |        0.01 | 
| hlo_clip           |       0 |       0 |        0.00 | 
--------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synt.tcl) 31: check_design -unresolved 


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'CiscV_0'

No empty modules in design 'CiscV_0'

  Done Checking the design.
@file(synt.tcl) 32: check_design -all


 No LEF file read in.

 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'CiscV_0'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'CiscV_0'

No empty modules in design 'CiscV_0'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'CiscV_0'

No unloaded port in 'CiscV_0'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'CiscV_0'

 Assigns
 ------- 
Total number of assign statements in design 'CiscV_0' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'CiscV_0'

No undriven sequential pin in 'CiscV_0'

No undriven hierarchical pin in 'CiscV_0'

No undriven port in 'CiscV_0'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'CiscV_0'

No multidriven sequential pin in 'CiscV_0'

No multidriven hierarchical pin in 'CiscV_0'

No multidriven ports in 'CiscV_0'

No multidriven unloaded nets in 'CiscV_0'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'CiscV_0'

No constant sequential pin(s) in design 'CiscV_0'

design 'CiscV_0' has the following constant input hierarchical pin(s)
hpin:CiscV_0/eq_244_28/B 	 (fanout : 1)
hpin:CiscV_0/eq_252_28/B[1] 	 (fanout : 1)
hpin:CiscV_0/eq_252_28/B[0] 	 (fanout : 1)
hpin:CiscV_0/eq_261_28/B 	 (fanout : 1)
hpin:CiscV_0/eq_268_28/B[1] 	 (fanout : 1)
hpin:CiscV_0/mux_next_state_242_20/in_316[2] 	 (fanout : 1)
hpin:CiscV_0/mux_next_state_242_20/in_316[1] 	 (fanout : 1)
hpin:CiscV_0/mux_load_writeback_enable_register_242_20/in_584 	 (fanout : 1)

Total number of constant hierarchical pins in design 'CiscV_0' : 8698

No constant connected ports in design 'CiscV_0'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'CiscV_0'
No preserved sequential instance(s) in design 'CiscV_0'
No preserved hierarchical instance(s) in design 'CiscV_0'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'CiscV_0'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'CiscV_0'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)              8698
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(synt.tcl) 39: create_clock -name "CLK" -add -period 100.0 [get_ports clk]
@file(synt.tcl) 40: set_clock_latency 0.2 [get_clocks CLK]
@file(synt.tcl) 41: set_clock_uncertainty -setup 0.3 [get_clocks CLK]
@file(synt.tcl) 42: set_clock_uncertainty -hold 0.2 [get_clocks CLK]
@file(synt.tcl) 49: set_false_path -from [get_ports sreset]
@file(synt.tcl) 53: set_output_delay 0.2 -max -network_latency_included \
-clock CLK [all_outputs]
@file(synt.tcl) 55: set_output_delay 0.1 -min -network_latency_included \
-clock CLK [all_outputs]
@file(synt.tcl) 59: set_load  0.10 -max [all_outputs]
@file(synt.tcl) 60: set_load  0.01 -min [all_outputs]
@file(synt.tcl) 63: set_input_delay 0.2 -max -network_latency_included \
-clock CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:CiscV_0/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
@file(synt.tcl) 65: set_input_delay 0.1 -min -network_latency_included \
-clock CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:CiscV_0/clk'.
@file(synt.tcl) 69: set_driving_cell -min -lib_cell BUFX2 -library KISTA_SOI_STDLIB2_CCS_TT -pin "Y" [all_inputs]
@file(synt.tcl) 70: set_driving_cell -max -lib_cell BUFX2 -library KISTA_SOI_STDLIB2_CCS_TT -pin "Y" [all_inputs]
@file(synt.tcl) 76: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 1282.3 ps std_slew: 117.0 ps std_load: 65.3 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: CiscV_0, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.767s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.77 | 
-----------------------------------------------------
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'CiscV_0' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition threshold '300000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: CiscV_0, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.790s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.79 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: CiscV_0, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.703s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.70 | 
-----------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-------------------------------------------
| Trick | Accepts | Rejects | Runtime (s) | 
-------------------------------------------
-------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.393s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
          Accepted common data mux cascade opt in module CiscV_0 for instance(s): mux_imm7_data_register_242_20
          Accepted common data mux cascade opt in module CiscV_0 for instance(s): mux_imm7_data_register_244_32
          Accepted common data mux cascade opt in module CiscV_0 for instance(s): mux_imm7_data_register_248_32
Completed optimize datapath elements (accepts: 729, rejects: 0, runtime: 0.267s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.004s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.009s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: CiscV_0, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: pre_rtlopt
---------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (s) | 
---------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        0.39 | 
| hlo_decode_mux_sandwich   |       0 |       0 |        0.00 | 
| hlo_mux_decode            |       0 |       0 |        0.00 | 
| hlo_chop_mux              |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt       |     989 |       0 |        1.20 | 
| hlo_mux_consolidation     |       0 |       0 |        0.02 | 
| hlo_constant_mux_opt      |       0 |       0 |        0.01 | 
| hlo_inequality_transform  |       0 |       0 |        0.43 | 
| hlo_reconv_opt            |       0 |       0 |        0.00 | 
| hlo_restructure           |       0 |       0 |        0.03 | 
| hlo_common_select_muxopto |       0 |       1 |        1.22 | 
| hlo_identity_transform    |       0 |       1 |        0.04 | 
| hlo_reduce_operator_chain |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |        0.01 | 
| hlo_mux_consolidation     |       0 |       0 |        0.02 | 
| hlo_optimize_datapath     |     729 |       0 |        0.27 | 
| hlo_datapath_recast       |       0 |       0 |        0.00 | 
| hlo_clip_mux_input        |       0 |       0 |        0.01 | 
| hlo_clip                  |       0 |       0 |        0.00 | 
---------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |      28 |       0 |        0.00 | 
| ume_runtime |      28 |       0 |        0.00 | 
-------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 21 bmuxes found, 21 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'CiscV_0'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'CiscV_0'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_imm5_data_register_1669_28' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_imm5_data_register_1669_28 mux_imm5_data_register_1671_28 mux_imm5_data_register_2093_28 ).

    MaxCSA: Not creating MaxCSA config for CDN_DP_region_0_0, number of outputs (1008) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing equal_unsigned_1170_rtlopto_model_41...
        Done timing equal_unsigned_1170_rtlopto_model_41.
      Timing equal_unsigned_1168_rtlopto_model_42...
        Done timing equal_unsigned_1168_rtlopto_model_42.
      Timing equal_unsigned_1166_rtlopto_model_43...
        Done timing equal_unsigned_1166_rtlopto_model_43.
      Timing equal_unsigned_1164_rtlopto_model_44...
        Done timing equal_unsigned_1164_rtlopto_model_44.
      Timing equal_unsigned_1162_rtlopto_model_45...
        Done timing equal_unsigned_1162_rtlopto_model_45.
      Timing equal_unsigned_1160_rtlopto_model_46...
        Done timing equal_unsigned_1160_rtlopto_model_46.
      Timing equal_unsigned_1158_rtlopto_model_47...
        Done timing equal_unsigned_1158_rtlopto_model_47.
      Timing equal_unsigned_1156_rtlopto_model_48...
        Done timing equal_unsigned_1156_rtlopto_model_48.
      Timing equal_unsigned_rtlopto_model_49...
        Done timing equal_unsigned_rtlopto_model_49.
      Timing increment_unsigned_50...
        Done timing increment_unsigned_50.
      Timing lt_unsigned_1154_rtlopto_model_51...
        Done timing lt_unsigned_1154_rtlopto_model_51.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing equal_unsigned_1170_rtlopto_model_81...
        Done timing equal_unsigned_1170_rtlopto_model_81.
      Timing equal_unsigned_1168_rtlopto_model_82...
        Done timing equal_unsigned_1168_rtlopto_model_82.
      Timing equal_unsigned_1166_rtlopto_model_83...
        Done timing equal_unsigned_1166_rtlopto_model_83.
      Timing equal_unsigned_1164_rtlopto_model_84...
        Done timing equal_unsigned_1164_rtlopto_model_84.
      Timing equal_unsigned_1162_rtlopto_model_85...
        Done timing equal_unsigned_1162_rtlopto_model_85.
      Timing equal_unsigned_1160_rtlopto_model_86...
        Done timing equal_unsigned_1160_rtlopto_model_86.
      Timing equal_unsigned_1158_rtlopto_model_87...
        Done timing equal_unsigned_1158_rtlopto_model_87.
      Timing equal_unsigned_1156_rtlopto_model_88...
        Done timing equal_unsigned_1156_rtlopto_model_88.
      Timing equal_unsigned_rtlopto_model_89...
        Done timing equal_unsigned_rtlopto_model_89.
      Timing increment_unsigned_90...
        Done timing increment_unsigned_90.
      Timing lt_unsigned_1154_rtlopto_model_91...
        Done timing lt_unsigned_1154_rtlopto_model_91.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing equal_unsigned_1170_rtlopto_model_121...
        Done timing equal_unsigned_1170_rtlopto_model_121.
      Timing equal_unsigned_1168_rtlopto_model_122...
        Done timing equal_unsigned_1168_rtlopto_model_122.
      Timing equal_unsigned_1166_rtlopto_model_123...
        Done timing equal_unsigned_1166_rtlopto_model_123.
      Timing equal_unsigned_1164_rtlopto_model_124...
        Done timing equal_unsigned_1164_rtlopto_model_124.
      Timing equal_unsigned_1162_rtlopto_model_125...
        Done timing equal_unsigned_1162_rtlopto_model_125.
      Timing equal_unsigned_1160_rtlopto_model_126...
        Done timing equal_unsigned_1160_rtlopto_model_126.
      Timing equal_unsigned_1158_rtlopto_model_127...
        Done timing equal_unsigned_1158_rtlopto_model_127.
      Timing equal_unsigned_1156_rtlopto_model_128...
        Done timing equal_unsigned_1156_rtlopto_model_128.
      Timing equal_unsigned_rtlopto_model_129...
        Done timing equal_unsigned_rtlopto_model_129.
      Timing increment_unsigned_130...
        Done timing increment_unsigned_130.
      Timing lt_unsigned_1154_rtlopto_model_131...
        Done timing lt_unsigned_1154_rtlopto_model_131.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing equal_unsigned_1170_rtlopto_model_161...
        Done timing equal_unsigned_1170_rtlopto_model_161.
      Timing equal_unsigned_1168_rtlopto_model_162...
        Done timing equal_unsigned_1168_rtlopto_model_162.
      Timing equal_unsigned_1166_rtlopto_model_163...
        Done timing equal_unsigned_1166_rtlopto_model_163.
      Timing equal_unsigned_1164_rtlopto_model_164...
        Done timing equal_unsigned_1164_rtlopto_model_164.
      Timing equal_unsigned_1162_rtlopto_model_165...
        Done timing equal_unsigned_1162_rtlopto_model_165.
      Timing equal_unsigned_1160_rtlopto_model_166...
        Done timing equal_unsigned_1160_rtlopto_model_166.
      Timing equal_unsigned_1158_rtlopto_model_167...
        Done timing equal_unsigned_1158_rtlopto_model_167.
      Timing equal_unsigned_1156_rtlopto_model_168...
        Done timing equal_unsigned_1156_rtlopto_model_168.
      Timing equal_unsigned_rtlopto_model_169...
        Done timing equal_unsigned_rtlopto_model_169.
      Timing increment_unsigned_170...
        Done timing increment_unsigned_170.
      Timing lt_unsigned_1154_rtlopto_model_171...
        Done timing lt_unsigned_1154_rtlopto_model_171.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing equal_unsigned_1170_rtlopto_model_201...
        Done timing equal_unsigned_1170_rtlopto_model_201.
      Timing equal_unsigned_1168_rtlopto_model_202...
        Done timing equal_unsigned_1168_rtlopto_model_202.
      Timing equal_unsigned_1166_rtlopto_model_203...
        Done timing equal_unsigned_1166_rtlopto_model_203.
      Timing equal_unsigned_1164_rtlopto_model_204...
        Done timing equal_unsigned_1164_rtlopto_model_204.
      Timing equal_unsigned_1162_rtlopto_model_205...
        Done timing equal_unsigned_1162_rtlopto_model_205.
      Timing equal_unsigned_1160_rtlopto_model_206...
        Done timing equal_unsigned_1160_rtlopto_model_206.
      Timing equal_unsigned_1158_rtlopto_model_207...
        Done timing equal_unsigned_1158_rtlopto_model_207.
      Timing equal_unsigned_1156_rtlopto_model_208...
        Done timing equal_unsigned_1156_rtlopto_model_208.
      Timing equal_unsigned_rtlopto_model_209...
        Done timing equal_unsigned_rtlopto_model_209.
      Timing increment_unsigned_210...
        Done timing increment_unsigned_210.
      Timing lt_unsigned_1154_rtlopto_model_211...
        Done timing lt_unsigned_1154_rtlopto_model_211.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing equal_unsigned_1170_rtlopto_model_241...
        Done timing equal_unsigned_1170_rtlopto_model_241.
      Timing equal_unsigned_1168_rtlopto_model_242...
        Done timing equal_unsigned_1168_rtlopto_model_242.
      Timing equal_unsigned_1166_rtlopto_model_243...
        Done timing equal_unsigned_1166_rtlopto_model_243.
      Timing equal_unsigned_1164_rtlopto_model_244...
        Done timing equal_unsigned_1164_rtlopto_model_244.
      Timing equal_unsigned_1162_rtlopto_model_245...
        Done timing equal_unsigned_1162_rtlopto_model_245.
      Timing equal_unsigned_1160_rtlopto_model_246...
        Done timing equal_unsigned_1160_rtlopto_model_246.
      Timing equal_unsigned_1158_rtlopto_model_247...
        Done timing equal_unsigned_1158_rtlopto_model_247.
      Timing equal_unsigned_1156_rtlopto_model_248...
        Done timing equal_unsigned_1156_rtlopto_model_248.
      Timing equal_unsigned_rtlopto_model_249...
        Done timing equal_unsigned_rtlopto_model_249.
      Timing increment_unsigned_250...
        Done timing increment_unsigned_250.
      Timing lt_unsigned_1154_rtlopto_model_251...
        Done timing lt_unsigned_1154_rtlopto_model_251.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in CiscV_0: area: 11193194421537 ,dp = 11 mux = 40 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c6 in CiscV_0: area: 8442277211514 ,dp = 11 mux = 39 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 8442277211514.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area   11193194421537      8442277211514      8442277211514      8442277211514      8442277211514      8442277211514      8442277211514  
##>            WNS        +48342.40          +48333.10          +48333.10          +48333.10          +48333.10          +48333.10          +48333.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  2                  2                  2                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START         11193194421537 (       )    107422524.80 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START         11193194421537 (  +0.00)    107422524.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START         11193194421537 (  +0.00)    107422524.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8510009304555 ( -23.97)    107422515.50 (   -9.30)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START          8510009304555 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8510009304555 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START          8510009304555 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_with_select --> inc_ci
##>                                  END          8487017676642 (  -0.27)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END          8487017676642 ( -24.18)    107422515.50 (   -9.30)          0 (       0)                    0 (  +0.00)           1  
##> dpopt_share_one_def            START          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8487017676642 (  +0.00)    107422515.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START          8487017676642 (  +0.00)    214748364.70 (+107325849.20)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  -0.07)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END          8480803723152 ( -24.23)    214748364.70 (+107325839.90)          0 (       0)                    0 (  +0.00)           1  
##>canonicalize_by_names           START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START          8480803723152 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8442277211514 (  -0.45)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START          8442277211514 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8442277211514 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START          8442277211514 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END          8442277211514 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START          8442277211514 (  +0.00)    48333.10 (-214700031.60)          0 (       0)                    0 (  +0.00)              
##>                                  END          8442277211514 (  +0.00)    48333.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'CiscV_0'.
      Removing temporary intermediate hierarchies under CiscV_0
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: CiscV_0, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: CiscV_0, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.531s)

Stage: post_rtlopt
---------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (s) | 
---------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |        0.00 | 
| hlo_mux_reorder     |       0 |       0 |        0.53 | 
---------------------------------------------------------
              Optimizing muxes in design 'CiscV_0'.
              Post blast muxes in design 'CiscV_0'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: CiscV_0, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.262s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        0.26 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                                                 Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.                                                                                                                                                                            |
| CDFG-370  |Warning |   12 |Type conversion truncates constant value.                                                                                                                                                                       |
| CDFG-508  |Warning |   15 |Removing unused register.                                                                                                                                                                                       |
|           |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.         |
| CDFG-738  |Info    | 1074 |Common subexpression eliminated.                                                                                                                                                                                |
| CDFG-739  |Info    | 1074 |Common subexpression kept.                                                                                                                                                                                      |
| CDFG-771  |Info    |  595 |Replaced logic with a constant value.                                                                                                                                                                           |
| CDFG-815  |Info    |   35 |Redundant conditional branches removed.                                                                                                                                                                         |
|           |        |      |There were some redundant branches as part of a conditional if-else-if or case statement which are removed.                                                                                                     |
| CWD-19    |Info    |  764 |An implementation was inferred.                                                                                                                                                                                 |
| CWD-36    |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                                                                                                                 |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                      |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                           |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                   |
| DPOPT-10  |Info    |    1 |Optimized a mux chain.                                                                                                                                                                                          |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                                                                                             |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                        |
| ELAB-5    |Info    |    1 |Binding to architecture.                                                                                                                                                                                        |
| GB-6      |Info    |    2 |A datapath component has been ungrouped.                                                                                                                                                                        |
| LBR-9     |Warning |    4 |Library cell has no output pins defined.                                                                                                                                                                        |
|           |        |      |Add the missing output pin(s)                                                                                                                                                                                   |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark |
|           |        |      | library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you |
|           |        |      | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will     |
|           |        |      | depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                       |
| LBR-40    |Info    |    2 |An unsupported construct was detected in this library.                                                                                                                                                          |
|           |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                               |
| LBR-73    |Warning |    4 |Automatically disabling an arc which forms loop at output.                                                                                                                                                      |
|           |        |      |Check to see whether the timing arc in question is crucial for synthesis.  If it is, disable a proper arc in the loop.                                                                                          |
| LBR-162   |Info    |   12 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                         |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                        |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                                                                                                            |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                                 |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                  |
| LBR-415   |Info    |    1 |Unusable library cells found at the time of loading a library.                                                                                                                                                  |
|           |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                        |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                    |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                                                                                                                                                                                     |
| SDC-201   |Warning |    2 |Unsupported SDC command option.                                                                                                                                                                                 |
|           |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                                                                 |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                                                                                   |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 38 combo usable cells and 4 sequential usable cells
      Mapping 'CiscV_0'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[11]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lui_result_internal_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'go_internal_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wr_reg_internal_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'go_internal_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lui_result_internal_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wr_reg_internal_reg[0]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_250'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_3370_24' of datapath component 'lt_unsigned_1154_rtlopto_model_251'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'go_internal_reg[0]', 'lui_result_internal_reg[0]', 
'lui_result_internal_reg[1]', 'lui_result_internal_reg[2]', 
'lui_result_internal_reg[3]', 'lui_result_internal_reg[4]', 
'lui_result_internal_reg[5]', 'lui_result_internal_reg[6]', 
'lui_result_internal_reg[7]', 'lui_result_internal_reg[8]', 
'lui_result_internal_reg[9]', 'lui_result_internal_reg[10]', 
'lui_result_internal_reg[11]', 'wr_reg_internal_reg[0]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'send_clk_internal_reg[0]'. The constant is '1'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'send_clk_internal_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'send_clk_internal_reg[0]'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'pred_data_internal_reg[2]' and 'pred_data_internal_reg[0]' in 'CiscV_0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'succ_data_internal_reg[2]' and 'succ_data_internal_reg[0]' in 'CiscV_0' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'pred_data_internal_reg[0]', 'succ_data_internal_reg[0]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) CiscV_0...
            Starting partial collapsing (xors only) CiscV_0
            Finished partial collapsing.
            Starting partial collapsing  CiscV_0
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) CiscV_0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                                    Message Text                                                                                                      |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                                                                                                                                              |
| GLO-12 |Info |   14 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                                        |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with |
|        |     |      | command 'report sequential -deleted' (on Reason 'constant0').                                                                                                                                                        |
| GLO-13 |Info |    1 |Replacing a flip-flop with a logic constant 1.                                                                                                                                                                        |
|        |     |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                                                               |
| GLO-32 |Info |    3 |Deleting sequential instances not driving any primary outputs.                                                                                                                                                        |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the               |
|        |     |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                                     |
| GLO-42 |Info |    2 |Equivalent sequential instances have been merged.                                                                                                                                                                     |
|        |     |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                         |
| GLO-45 |Info |   15 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                                                             |
|        |     |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  2953 ps
Target path end-point (Pin: internal_addr_internal_reg[1]/d)

              Pin                           Type          Fanout  Load  Arrival   
                                                                  (fF)    (ps)    
----------------------------------------------------------------------------------
(clock CLK)                       <<<  launch                                 0 R 
                                       latency                                    
pres_state_reg[8]/clk                                                             
pres_state_reg[8]/q               (u)  unmapped_d_flop        46 3077.4           
g215436/in_1                                                                      
g215436/z                         (u)  unmapped_nand2         22 1401.4           
g215276/in_0                                                                      
g215276/z                         (u)  unmapped_or2           11  700.7           
g183300/in_1                                                                      
g183300/z                         (u)  unmapped_or2            6  382.2           
g183565/in_1                                                                      
g183565/z                         (u)  unmapped_or2            3  191.1           
g214134/in_0                                                                      
g214134/z                         (u)  unmapped_or2            1   63.7           
g213828/in_1                                                                      
g213828/z                         (u)  unmapped_nand2          1   66.9           
g215707/in_0                                                                      
g215707/z                         (u)  unmapped_complex2       1   66.9           
g213000/in_1                                                                      
g213000/z                         (u)  unmapped_or2            1   66.9           
g212680/in_1                                                                      
g212680/z                         (u)  unmapped_nand2          1   63.7           
g212576/in_1                                                                      
g212576/z                         (u)  unmapped_nand2          1   66.9           
g212445/in_1                                                                      
g212445/z                         (u)  unmapped_or2            1   66.9           
g212073/in_1                                                                      
g212073/z                         (u)  unmapped_or2            1   66.9           
g211930/in_1                                                                      
g211930/z                         (u)  unmapped_or2            1   66.9           
g211647/in_0                                                                      
g211647/z                         (u)  unmapped_nand2          1   63.7           
g211618/in_1                                                                      
g211618/z                         (u)  unmapped_or2            1   63.7           
g211501/in_0                                                                      
g211501/z                         (u)  unmapped_or2            3  191.1           
g211453/in_0                                                                      
g211453/z                         (u)  unmapped_or2            1   63.7           
g215990/in_0                                                                      
g215990/z                         (u)  unmapped_complex2       1   63.7           
g211409/in_1                                                                      
g211409/z                         (u)  unmapped_complex2       1   63.7           
g215998/in_0                                                                      
g215998/z                         (u)  unmapped_complex2       1   63.7           
g211384/in_1                                                                      
g211384/z                         (u)  unmapped_complex2       1   63.7           
g216003/in_0                                                                      
g216003/z                         (u)  unmapped_complex2       1   63.7           
g211335/in_1                                                                      
g211335/z                         (u)  unmapped_complex2       1   63.7           
g216015/in_0                                                                      
g216015/z                         (u)  unmapped_complex2       1   63.7           
g211324/in_1                                                                      
g211324/z                         (u)  unmapped_complex2       1   63.7           
g211323/in_1                                                                      
g211323/z                         (u)  unmapped_or2            1   63.7           
g211321/in_1                                                                      
g211321/z                         (u)  unmapped_or2            1   63.7           
g211320/in_1                                                                      
g211320/z                         (u)  unmapped_or2            1   63.7           
g211319/in_1                                                                      
g211319/z                         (u)  unmapped_or2            1   63.7           
g216021/in_0                                                                      
g216021/z                         (u)  unmapped_complex2       1   63.7           
g211317/in_1                                                                      
g211317/z                         (u)  unmapped_complex2       1   63.7           
g216022/in_0                                                                      
g216022/z                         (u)  unmapped_complex2       1   63.7           
g211315/in_1                                                                      
g211315/z                         (u)  unmapped_complex2       1   63.7           
g211314/in_1                                                                      
g211314/z                         (u)  unmapped_or2            1   63.7           
g211313/in_1                                                                      
g211313/z                         (u)  unmapped_or2            1   63.7           
g211312/in_1                                                                      
g211312/z                         (u)  unmapped_or2            1   63.7           
g216023/in_0                                                                      
g216023/z                         (u)  unmapped_complex2       1   63.7           
g211310/in_1                                                                      
g211310/z                         (u)  unmapped_or2            1   63.7           
g211309/in_1                                                                      
g211309/z                         (u)  unmapped_or2            1   63.7           
g211308/in_1                                                                      
g211308/z                         (u)  unmapped_or2            1   63.7           
g211307/in_1                                                                      
g211307/z                         (u)  unmapped_or2            1   63.7           
g211306/in_1                                                                      
g211306/z                         (u)  unmapped_or2            1   63.7           
g211305/in_1                                                                      
g211305/z                         (u)  unmapped_or2            1   63.7           
g211304/in_1                                                                      
g211304/z                         (u)  unmapped_or2            1   63.7           
g211303/in_1                                                                      
g211303/z                         (u)  unmapped_or2            1   63.7           
g211302/in_1                                                                      
g211302/z                         (u)  unmapped_or2            1   63.7           
g211301/in_1                                                                      
g211301/z                         (u)  unmapped_or2            1   63.7           
g211300/in_0                                                                      
g211300/z                         (u)  unmapped_nand2          1   66.9           
g216024/in_0                                                                      
g216024/z                         (u)  unmapped_complex2       1   66.9           
g211298/in_0                                                                      
g211298/z                         (u)  unmapped_or2            1   66.9           
g211297/in_0                                                                      
g211297/z                         (u)  unmapped_or2            1   66.9           
g211296/in_0                                                                      
g211296/z                         (u)  unmapped_or2            1   66.9           
g211295/in_0                                                                      
g211295/z                         (u)  unmapped_or2            1   66.9           
g211294/in_1                                                                      
g211294/z                         (u)  unmapped_or2            1   66.9           
internal_addr_internal_reg[1]/d   <<<  unmapped_d_flop                            
internal_addr_internal_reg[1]/clk      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                            capture                           100000 R 
                                       latency                                    
                                       uncertainty                                
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : pres_state_reg[8]/clk
End-point    : internal_addr_internal_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 59208ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   288        100.0
Excluded from State Retention     288        100.0
    - Will not convert            288        100.0
      - Preserved                   0          0.0
      - Power intent excluded     288        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 77, CPU_Time 79.349448
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) | 100.0(100.0) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) | 100.0( 98.7) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.3) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            3         -         -    114582 300678295       661
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      4681   6712312       976
##>G:Misc                              77
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       81
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'CiscV_0' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synt.tcl) 77: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 1282.3 ps std_slew: 117.0 ps std_load: 65.3 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'CiscV_0' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 38 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) | 100.0( 98.7) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.3) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) | 100.0( 98.7) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.3) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 38 combo usable cells and 4 sequential usable cells
      Mapping 'CiscV_0'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) CiscV_0...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) CiscV_0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  2953 ps
Target path end-point (Pin: internal_addr_internal_reg[1]/d)

              Pin                           Type          Fanout  Load  Arrival   
                                                                  (fF)    (ps)    
----------------------------------------------------------------------------------
(clock CLK)                       <<<  launch                                 0 R 
                                       latency                                    
pres_state_reg[8]/clk                                                             
pres_state_reg[8]/q               (u)  unmapped_d_flop        47 2993.9           
g182900/in_1                                                                      
g182900/z                         (u)  unmapped_complex2      22 1401.4           
g183093/in_1                                                                      
g183093/z                         (u)  unmapped_or2           10  637.0           
g214777/in_0                                                                      
g214777/z                         (u)  unmapped_or2            3  191.1           
g234237/in_1                                                                      
g234237/z                         (u)  unmapped_complex2       1   66.9           
g233991/in_0                                                                      
g233991/z                         (u)  unmapped_nand2          1   63.7           
g233607/in_1                                                                      
g233607/z                         (u)  unmapped_or2            1   63.7           
g233167/in_1                                                                      
g233167/z                         (u)  unmapped_complex2       1   63.7           
g232832/in_0                                                                      
g232832/z                         (u)  unmapped_complex2       1   63.7           
g232552/in_1                                                                      
g232552/z                         (u)  unmapped_complex2       1   66.9           
g232407/in_0                                                                      
g232407/z                         (u)  unmapped_nand2          1   63.7           
g232248/in_0                                                                      
g232248/z                         (u)  unmapped_complex2       1   63.7           
g232155/in_1                                                                      
g232155/z                         (u)  unmapped_complex2       1   63.7           
g231818/in_1                                                                      
g231818/z                         (u)  unmapped_complex2       1   63.7           
g231716/in_1                                                                      
g231716/z                         (u)  unmapped_or2            1   63.7           
g231690/in_1                                                                      
g231690/z                         (u)  unmapped_complex2       1   66.9           
g231567/in_0                                                                      
g231567/z                         (u)  unmapped_nand2          1   63.7           
g231473/in_1                                                                      
g231473/z                         (u)  unmapped_or2            1   63.7           
g231397/in_0                                                                      
g231397/z                         (u)  unmapped_or2            3  191.1           
g231344/in_0                                                                      
g231344/z                         (u)  unmapped_or2            1   63.7           
g231334/in_1                                                                      
g231334/z                         (u)  unmapped_complex2       1   63.7           
g231310/in_0                                                                      
g231310/z                         (u)  unmapped_complex2       1   63.7           
g231298/in_0                                                                      
g231298/z                         (u)  unmapped_complex2       1   63.7           
g231272/in_0                                                                      
g231272/z                         (u)  unmapped_complex2       1   63.7           
g231258/in_0                                                                      
g231258/z                         (u)  unmapped_complex2       1   63.7           
g231232/in_0                                                                      
g231232/z                         (u)  unmapped_or2            1   63.7           
g231222/in_1                                                                      
g231222/z                         (u)  unmapped_complex2       1   63.7           
g231218/in_0                                                                      
g231218/z                         (u)  unmapped_complex2       1   63.7           
g231212/in_0                                                                      
g231212/z                         (u)  unmapped_complex2       1   63.7           
g231210/in_0                                                                      
g231210/z                         (u)  unmapped_or2            1   63.7           
g231208/in_1                                                                      
g231208/z                         (u)  unmapped_or2            1   63.7           
g231205/in_1                                                                      
g231205/z                         (u)  unmapped_or2            1   63.7           
g231204/in_1                                                                      
g231204/z                         (u)  unmapped_complex2       1   63.7           
g231203/in_0                                                                      
g231203/z                         (u)  unmapped_complex2       1   63.7           
g231202/in_1                                                                      
g231202/z                         (u)  unmapped_or2            1   63.7           
g231201/in_1                                                                      
g231201/z                         (u)  unmapped_or2            1   63.7           
g231200/in_1                                                                      
g231200/z                         (u)  unmapped_or2            1   63.7           
g231199/in_1                                                                      
g231199/z                         (u)  unmapped_or2            1   63.7           
g231198/in_0                                                                      
g231198/z                         (u)  unmapped_or2            1   63.7           
g231197/in_1                                                                      
g231197/z                         (u)  unmapped_or2            1   63.7           
g231196/in_1                                                                      
g231196/z                         (u)  unmapped_or2            1   63.7           
g231195/in_1                                                                      
g231195/z                         (u)  unmapped_or2            1   63.7           
g231194/in_1                                                                      
g231194/z                         (u)  unmapped_or2            1   63.7           
g231193/in_1                                                                      
g231193/z                         (u)  unmapped_or2            1   63.7           
g231192/in_0                                                                      
g231192/z                         (u)  unmapped_or2            1   63.7           
g231191/in_1                                                                      
g231191/z                         (u)  unmapped_or2            1   63.7           
g231190/in_1                                                                      
g231190/z                         (u)  unmapped_or2            1   63.7           
g231189/in_1                                                                      
g231189/z                         (u)  unmapped_nand2          1   66.9           
g231188/in_0                                                                      
g231188/z                         (u)  unmapped_complex2       1   66.9           
g231187/in_1                                                                      
g231187/z                         (u)  unmapped_or2            1   66.9           
g231186/in_1                                                                      
g231186/z                         (u)  unmapped_or2            1   66.9           
g231185/in_0                                                                      
g231185/z                         (u)  unmapped_or2            1   66.9           
g231184/in_1                                                                      
g231184/z                         (u)  unmapped_complex2       1   66.9           
g231183/in_0                                                                      
g231183/z                         (u)  unmapped_or2            1   66.9           
internal_addr_internal_reg[1]/d   <<<  unmapped_d_flop                            
internal_addr_internal_reg[1]/clk      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                            capture                           100000 R 
                                       latency                                    
                                       uncertainty                                
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : pres_state_reg[8]/clk
End-point    : internal_addr_internal_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 60022ps.
 
          Restructuring (delay-based) CiscV_0...
          Done restructuring (delay-based) CiscV_0
        Optimizing component CiscV_0...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
              Pin                       Type       Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock CLK)                           launch                                     0 R 
                                      latency                         +200     200 R 
pres_state_reg[8]/CK                                               0    +0     200 R 
pres_state_reg[8]/Q                   DFFX1             2 110.3 1122 +3599    3799 F 
g256483/B                                                               +0    3799   
g256483/Y                             NOR2X2           13 602.7 2118 +3151    6950 R 
g256106/B                                                               +0    6950   
g256106/Y                             NAND2X2           5 273.3  951 +1428    8378 F 
g255788/B                                                               +0    8378   
g255788/Y                             NOR2X2            2  91.5  447 +1085    9463 R 
g255297/B                                                               +0    9463   
g255297/Y                             OAI21X1           1  32.4  287  +462    9926 F 
g254904/C                                                               +0    9926   
g254904/Y                             NOR3X1            1  34.8  617  +880   10805 R 
g254264/B                                                               +0   10805   
g254264/Y                             AOI21X1           1  32.4  300  +525   11330 F 
g254241/C                                                               +0   11330   
g254241/Y                             AOI21X1           1  33.3  464  +869   12199 R 
g254055/C                                                               +0   12199   
g254055/Y                             OAI21X1           1  29.8  318  +534   12733 F 
g253699/D                                                               +0   12733   
g253699/Y                             NOR4X1            1  35.2  914 +1123   13856 R 
g253509/B                                                               +0   13856   
g253509/Y                             OAI21X1           1  29.8  329  +494   14350 F 
g253326/D                                                               +0   14350   
g253326/Y                             NOR4X1            2  92.6 1689 +2021   16372 R 
g253262/D                                                               +0   16372   
g253262/Y                             NAND4X1           1  29.8  648  +907   17279 F 
g253176/D                                                               +0   17279   
g253176/Y                             NOR4X1            1  36.3  929 +1329   18608 R 
g253143/D                                                               +0   18608   
g253143/Y                             NAND4X1           1  29.8  558  +808   19416 F 
g253123/D                                                               +0   19416   
g253123/Y                             NOR4X1            1  36.3  930 +1274   20690 R 
g253116/D                                                               +0   20690   
g253116/Y                             NAND4X1           1  29.8  558  +809   21499 F 
g253115/D                                                               +0   21499   
g253115/Y                             NOR4X1            1  36.3  945 +1274   22773 R 
g253114/D                                                               +0   22773   
g253114/Y                             NAND4X1           1  29.8  560  +811   23584 F 
g253113/D                                                               +0   23584   
g253113/Y                             NOR4X1            1  36.3  939 +1275   24859 R 
g253112/D                                                               +0   24859   
g253112/Y                             NAND4X1           1  29.8  607  +810   25669 F 
g253111/D                                                               +0   25669   
g253111/Y                             NOR4X1            1  33.0  901 +1254   26923 R 
g253110/C                                                               +0   26923   
g253110/Y                             AOI21X1           1  36.3  367  +606   27528 F 
g253109/D                                                               +0   27528   
g253109/Y                             NAND4X1           1  36.9  305  +592   28120 R 
g253108/D                                                               +0   28120   
g253108/Y                             NOR4X1            1  36.3  252  +394   28514 F 
g253107/D                                                               +0   28514   
g253107/Y                             NAND4X1           1  33.0  292  +502   29017 R 
internal_addr_internal_reg[1]/D  <<<  DFFX1                             +0   29017   
internal_addr_internal_reg[1]/CK      setup                        0 +1282   30299 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                           capture                               100000 R 
                                      latency                         +200  100200 R 
                                      uncertainty                     -300   99900 R 
-------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :   69601ps 
Start-point  : pres_state_reg[8]/CK
End-point    : internal_addr_internal_reg[1]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map              4111200        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK              2953    69601            100000 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  1968 ps
Target path end-point (Pin: internal_addr_internal_reg[1]/D (DFFX1/D))

              Pin                       Type       Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock CLK)                      <<<  launch                          0 R 
                                      latency                             
pres_state_reg[8]/CK                                                      
pres_state_reg[8]/Q                   DFFX1             2 110.3           
g256483/B                                                                 
g256483/Y                             NOR2X2           13 602.7           
g256106/B                                                                 
g256106/Y                             NAND2X2           5 273.3           
g255788/B                                                                 
g255788/Y                             NOR2X2            2  91.5           
g255297/B                                                                 
g255297/Y                             OAI21X1           1  32.4           
g254904/C                                                                 
g254904/Y                             NOR3X1            1  34.8           
g254264/B                                                                 
g254264/Y                             AOI21X1           1  32.4           
g254241/C                                                                 
g254241/Y                             AOI21X1           1  33.3           
g254055/C                                                                 
g254055/Y                             OAI21X1           1  29.8           
g253699/D                                                                 
g253699/Y                             NOR4X1            1  35.2           
g253509/B                                                                 
g253509/Y                             OAI21X1           1  29.8           
g253326/D                                                                 
g253326/Y                             NOR4X1            2  92.6           
g253262/D                                                                 
g253262/Y                             NAND4X1           1  29.8           
g253176/D                                                                 
g253176/Y                             NOR4X1            1  36.3           
g253143/D                                                                 
g253143/Y                             NAND4X1           1  29.8           
g253123/D                                                                 
g253123/Y                             NOR4X1            1  36.3           
g253116/D                                                                 
g253116/Y                             NAND4X1           1  29.8           
g253115/D                                                                 
g253115/Y                             NOR4X1            1  36.3           
g253114/D                                                                 
g253114/Y                             NAND4X1           1  29.8           
g253113/D                                                                 
g253113/Y                             NOR4X1            1  36.3           
g253112/D                                                                 
g253112/Y                             NAND4X1           1  29.8           
g253111/D                                                                 
g253111/Y                             NOR4X1            1  33.0           
g253110/C                                                                 
g253110/Y                             AOI21X1           1  36.3           
g253109/D                                                                 
g253109/Y                             NAND4X1           1  36.9           
g253108/D                                                                 
g253108/Y                             NOR4X1            1  36.3           
g253107/D                                                                 
g253107/Y                             NAND4X1           1  33.0           
internal_addr_internal_reg[1]/D  <<<  DFFX1                               
internal_addr_internal_reg[1]/CK      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                           capture                    100000 R 
                                      latency                             
                                      uncertainty                         
--------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : pres_state_reg[8]/CK
End-point    : internal_addr_internal_reg[1]/D

The global mapper estimates a slack for this path of 56084ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
              Pin                       Type       Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock CLK)                           launch                                     0 R 
                                      latency                         +200     200 R 
pres_state_reg[8]/CK                                               0    +0     200 R 
pres_state_reg[8]/Q                   DFFX1             2  91.1  980 +3354    3554 F 
g256483/B                                                               +0    3554   
g256483/Y                             NOR2X2           13 622.7 2186 +3138    6691 R 
g256106/B                                                               +0    6691   
g256106/Y                             NAND2X2           5 273.3  966 +1443    8134 F 
g255788/B                                                               +0    8134   
g255788/Y                             NOR2X2            2  91.5  448 +1094    9228 R 
g255297/B                                                               +0    9228   
g255297/Y                             OAI21X1           1  32.4  287  +463    9691 F 
g254904/C                                                               +0    9691   
g254904/Y                             NOR3X1            1  34.8  617  +880   10571 R 
g254264/B                                                               +0   10571   
g254264/Y                             AOI21X1           1  32.4  295  +525   11095 F 
g254241/C                                                               +0   11095   
g254241/Y                             AOI21X1           1  33.3  464  +867   11962 R 
g254055/C                                                               +0   11962   
g254055/Y                             OAI21X1           1  29.8  318  +534   12496 F 
g253699/D                                                               +0   12496   
g253699/Y                             NOR4X1            1  35.2  914 +1123   13619 R 
g253509/B                                                               +0   13619   
g253509/Y                             OAI21X1           1  29.8  329  +494   14113 F 
g253326/D                                                               +0   14113   
g253326/Y                             NOR4X1            2  92.6 1688 +2021   16135 R 
g253262/D                                                               +0   16135   
g253262/Y                             NAND4X1           1  29.8  648  +907   17042 F 
g253176/D                                                               +0   17042   
g253176/Y                             NOR4X1            1  36.3  929 +1329   18371 R 
g253143/D                                                               +0   18371   
g253143/Y                             NAND4X1           1  29.8  558  +808   19179 F 
g253123/D                                                               +0   19179   
g253123/Y                             NOR4X1            1  36.3  930 +1274   20453 R 
g253116/D                                                               +0   20453   
g253116/Y                             NAND4X1           1  29.8  558  +809   21262 F 
g253115/D                                                               +0   21262   
g253115/Y                             NOR4X1            1  36.3  945 +1274   22536 R 
g253114/D                                                               +0   22536   
g253114/Y                             NAND4X1           1  29.8  560  +811   23346 F 
g253113/D                                                               +0   23346   
g253113/Y                             NOR4X1            1  36.3  939 +1275   24622 R 
g253112/D                                                               +0   24622   
g253112/Y                             NAND4X1           1  29.8  607  +810   25432 F 
g253111/D                                                               +0   25432   
g253111/Y                             NOR4X1            1  33.0  901 +1254   26686 R 
g253110/C                                                               +0   26686   
g253110/Y                             AOI21X1           1  36.3  367  +606   27291 F 
g253109/D                                                               +0   27291   
g253109/Y                             NAND4X1           1  36.9  305  +592   27883 R 
g253108/D                                                               +0   27883   
g253108/Y                             NOR4X1            1  36.3  252  +394   28277 F 
g253107/D                                                               +0   28277   
g253107/Y                             NAND4X1           1  33.0  292  +502   28780 R 
internal_addr_internal_reg[1]/D  <<<  DFFX1                             +0   28780   
internal_addr_internal_reg[1]/CK      setup                        0 +1282   30062 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                           capture                               100000 R 
                                      latency                         +200  100200 R 
                                      uncertainty                     -300   99900 R 
-------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :   69838ps 
Start-point  : pres_state_reg[8]/CK
End-point    : internal_addr_internal_reg[1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr             4079680        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK              1968    69838            100000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   288        100.0
Excluded from State Retention     288        100.0
    - Will not convert            288        100.0
      - Preserved                   0          0.0
      - Power intent excluded     288        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 19, CPU_Time 19.71497499999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  80.1( 79.4) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.9( 19.6) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/CiscV_0/fv_map.fv.json' for netlist 'fv/CiscV_0/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/CiscV_0/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  77.7( 77.8) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.3( 19.2) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:06(00:03:13) |  00:00:03(00:00:02) |   2.9(  2.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.12332299999997076
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  77.8( 77.8) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.3( 19.2) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:06(00:03:13) |  00:00:03(00:00:02) |   2.9(  2.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:CiscV_0 ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  77.8( 77.0) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.3( 19.0) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:06(00:03:13) |  00:00:03(00:00:02) |   2.9(  2.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf               4079680        0         0    165916     1511

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay              4079680        0         0    165916     1511

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                4079680        0         0    165916     1511

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.11839200000002847
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  77.9( 77.0) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.4( 19.0) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:06(00:03:13) |  00:00:03(00:00:02) |   2.9(  2.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:35:37 (Dec17) |  661.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:51) |  00:01:19(00:01:17) |  77.9( 77.0) |   23:36:54 (Dec17) |  976.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:36:55 (Dec17) |  976.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:03(00:03:11) |  00:00:19(00:00:19) |  19.4( 19.0) |   23:37:14 (Dec17) |  789.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:06(00:03:13) |  00:00:03(00:00:02) |   2.9(  2.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:16 (Dec17) |  789.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:01) |   0.0(  1.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:37:17 (Dec17) |  789.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      4681   6712312       976
##>M:Pre Cleanup                        0         -         -      4681   6712312       976
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      4419   4079680       789
##>M:Const Prop                         0     69838         0      4419   4079680       789
##>M:Cleanup                            0     69838         0      4419   4079680       789
##>M:MBCI                               0         -         -      4419   4079680       789
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              20
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       22
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'CiscV_0'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synt.tcl) 78: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'CiscV_0' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt               4079680        0         0    165916     1511
-------------------------------------------------------------------------------
 const_prop              4079680        0         0    165916     1511
-------------------------------------------------------------------------------
 hi_fo_buf               4079680        0         0    165916     1511

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay              4079680        0         0    165916     1511

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                4079680        0         0    165916     1511
 incr_max_trans          4127200        0         0         0     1356

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        52  (        0 /        0 )  0.00
        plc_star        52  (        0 /        0 )  0.00
        drc_bufs       104  (       52 /       52 )  0.36
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap            4136000        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
      drc_buf_sp        20  (        0 /       10 )  0.04
        drc_bufs        20  (       10 /       10 )  0.20
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                4136000        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area               4136000        0         0         0        0
 rem_buf                 4022240        0         0         0        0
 rem_inv                 3802080        0         0         0        0
 merge_bi                3781920        0         0         0        0
 merge_bi                3781600        0         0         0        0
 io_phase                3781600        0         0         0        0
 gate_comp               3777760        0         0         0        0
 glob_area               3774720        0         0         0        0
 rem_buf                 3773440        0         0         0        0
 rem_inv                 3769600        0         0         0        0
 merge_bi                3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf       206  (      178 /      178 )  0.79
         rem_inv       925  (      680 /      680 )  3.77
        merge_bi       159  (       64 /       64 )  0.58
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         3  (        0 /        0 )  1.00
        io_phase        46  (       21 /       21 )  0.18
       gate_comp        33  (       21 /       21 )  0.61
       gcomp_mog         0  (        0 /        0 )  0.15
       glob_area        36  (       12 /       36 )  0.13
       area_down         3  (        0 /        0 )  0.04
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        28  (        2 /        2 )  0.05
         rem_inv       175  (       14 /       14 )  0.43
        merge_bi        93  (        1 /        1 )  0.18
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay              3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area               3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf        26  (        0 /        0 )  0.04
         rem_inv       159  (        0 /        0 )  0.27
        merge_bi        92  (        0 /        0 )  0.16
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        27  (        0 /        0 )  0.05
       gate_comp        12  (        0 /        0 )  0.46
       gcomp_mog         0  (        0 /        0 )  0.14
       glob_area        30  (        0 /       30 )  0.16
       area_down         5  (        0 /        0 )  0.05
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay              3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                3769280        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'CiscV_0'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synt.tcl) 90: write_hdl > genus_output/CiscV.vhd
@file(synt.tcl) 91: write_sdc > genus_output/design.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synt.tcl) 92: write_script > genus_output/design.genus_const.tcl
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

@file(synt.tcl) 96: report_timing > genus_output/synth_timing.rpt	
        Applying wireload models.
        Computing net loads.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(synt.tcl) 97: report_area   > genus_output/synth_area.rpt
@file(synt.tcl) 98: report_gates  > genus_output/synth_gates.rpt	
@file(synt.tcl) 99: report_power  > genus_output/synth_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : CiscV_0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report : 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report : 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: genus_output/synth_power.rpt
