
AVRASM ver. 2.1.57  C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm Sat Jun 18 21:52:08 2016

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(8): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(9): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar_Tracker.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(10): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\avr_macros.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(225): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\ADC.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(226): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\PWM.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(227): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\SERIAL_PORT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(228): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\DELAY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(229): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\LIGHT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(230): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\BATTERY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(231): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\SOLAR_PANEL.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(232): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\LDRS.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(233): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MOTORS.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(234): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #define _M88DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega88
                 #pragma AVRPART ADMIN PART_NAME ATmega88
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - 
                 .equ	SE	= 0	; 
                 .equ	SM0	= 1	; 
                 .equ	SM1	= 2	; 
                 .equ	SM2	= 3	; 
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0003	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0004	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x0005	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x0006	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0007	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0008	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0009	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000b	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x000d	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x000e	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x000f	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0010	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0011	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0012	; USART Rx Complete
                 .equ	UDREaddr	= 0x0013	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0014	; USART Tx Complete
                 .equ	ADCCaddr	= 0x0015	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0016	; EEPROM Ready
                 .equ	ACIaddr	= 0x0017	; Analog Comparator
                 .equ	TWIaddr	= 0x0018	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0019	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 26	; size in words
                 
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * Solar_Tracker.asm
                  *
                  *  Created: 08/06/2016 07:45:11 p.m.
                  *   Author: Agustn Picard, Joaquin Ulloa, Mauro Giordano
                  */ 
                 
                 .include "m88def.inc"   	;Incluye los nombres de los registros del micro
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "Solar_Tracker.inc"
                 
                 
                 	 Me parece mas comodo e intuitivo
                 	poner los registros y definiciones
                 		en un header general
                 
                 ******************************************/
                 .DSEG
                 .ORG SRAM_START
                 
                 ;--------------------HEADER DE LA LUZ-----------------------------------------------
                 .EQU	LIGHT_PIN					=	PD3
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL ADC-------------------------------------------------
                 .DEF	ADC_DATA_L					=	R19
                 .DEF	ADC_DATA_H					=	R20
                 
                 .EQU	ADC_BATTERY					=	6		;LA BATERIA ESTA EN EL PIN 19 [ADC6]
                 .EQU	ADC_SOLAR_PANEL				=	7		;EL PANEL ESTA EN EL PIN 22 [ADC7]
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL PUERTO SERIE----------------------------------------
                 .EQU	BAUD_RATE					=	103	; 12	76.8 kbps e=0.2%	@8MHz y U2X=1
                 											; 25	38.4 kbps e=0.2%	@8MHz y U2X=1
                 											; 51	19.2 kbps e=0.2% 	@8MHz y U2X=1
                 											; 103	9600 bps  e=0.2% 	@8MHz y U2X=1
                 
                 .EQU	BUF_SIZE					=	 64	;tamao en bytes del buffer de transmisin
                 
                 ;SERIE DE COMANDOS DE RECEPCION POR BT
                 .EQU	BT_COMMAND_PROJECT_NAME		=	'q'
                 .EQU	BT_COMMAND_V_BAT			=	'2'
                 .EQU	BT_COMMAND_V_PANEL			=	'3'
                 .EQU	BT_COMMAND_LIGHT_TURN_ON	=	'4'
                 .EQU	BT_COMMAND_LIGHT_TURN_OFF	=	'5'
                 .EQU	BT_COMMAND_DISCONNECT		=	'6'
                 
000100           TX_BUF:	.BYTE	BUF_SIZE	; buffer de transmisin
                 
                 .DEF	PTR_TX_L					=	R8		;puntero al buffer de datos a transmitir
                 .DEF	PTR_TX_H					=	R9
                 .DEF	BYTES_A_TX					=	R10 	;nro. de bytes a transmitir desde el buffer
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------------------HEADER DE LA BATERIA-------------------------------
                 .EQU	PIN_BATTERY_LED_OK			=	PD4
                 .EQU	PIN_BATTERY_LED_LOW			=	PD7
                 
                 .EQU	MIN_BATTERY_VALUE			=	170		;{0,255} RESULTADO DEL ADC QUE HACE IR A BAJO CONSUMO EL EQUIPO POR NO TENER SUFICIENTE TENSION
                 										;YA ESTA AJUSTADO! 10.6v
000140           V_BATTERY_DATA:		.BYTE 8			;[DECENA,UNIDAD,'.',DECIMAL,'V','\r','\n,0]
                 ;-----------------------------------------------------------------------------------
                 
                 ;-------------------------------HEADER DEL PANEL SOLAR------------------------------
                 .EQU	PIN_SOLAR_PANEL_LED_OK		=	PC1
                 .EQU	PIN_SOLAR_PANEL_LED_LOW		=	PC0
                 
                 .EQU	MIN_SOLAR_PANEL_VALUE		=	50		;{0,255} RESULTADO DEL ADC QUE DECIDE SI ES DE DIA O NOCHE.
                 										;FALTA AJUSTAR CON EL SOL! .... O CON LO QUE VAMOS A MOSTRAR!
000148           V_SOLAR_PANEL_DATA: .BYTE 8			;[DECENA,UNIDAD,'.',DECIMAL,'V','\r','\n,0]
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------REGISTROS DE USO GENERAL SIN IMPORTAR QUE TENGA----------------
                 .DEF	AUX							=	R16
                 .DEF	AUX1						=	R17
                 .DEF	AUX2						=	R18
                 .DEF	AUX3						=	R22
                 .DEF	AUX4						=	R23
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DE LDRS---------------------------------------
                 .EQU CANT_SAMPLES = 8 ;TIENE QUE SER MULTIPLO DE 2
                 
000150           LDR_NO_BUFFER:						.BYTE CANT_SAMPLES
000158           LDR_NE_BUFFER:						.BYTE CANT_SAMPLES
000160           LDR_SE_BUFFER:						.BYTE CANT_SAMPLES
000168           LDR_SO_BUFFER:						.BYTE CANT_SAMPLES
000170           LDR_NO_MEAN:						.BYTE 1
000171           LDR_NE_MEAN:						.BYTE 1
000172           LDR_SE_MEAN:						.BYTE 1
000173           LDR_SO_MEAN:						.BYTE 1
000174           auxiliar_para_probar:				.byte 3			;['\r','\n',0]
000177           COUNTER:							.BYTE 2
000179           BT_FLAG:							.BYTE 1				;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
                 
                 ;LAS CONSTANTES SON PARA EL MUX EN EL ADC
                 .EQU LDR_NO							=	2	;ADC2
                 .EQU LDR_NE							=	3	;ADC3
                 .EQU LDR_SE							=	5	;ADC4
                 .EQU LDR_SO							=	4	;ADC5		NO USAR EL ADC5 PARA COMPARAR! FUERA DE ESCALA LA RESISTENCIA DEL LDR
                 
                 .DEF LDR_NO_LOW						=	R2
                 .DEF LDR_NO_HIGH					=	R3
                 .DEF LDR_NE_LOW						=	R4
                 .DEF LDR_NE_HIGH					=	R5
                 .DEF LDR_SE_LOW						=	R6
                 .DEF LDR_SE_HIGH					=	R7
                 .DEF LDR_SO_LOW						=	R11
                 .DEF LDR_SO_HIGH					=	R12
                 
                 
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DEL PWM---------------------------------------
                 .DEF PWM_DATA					 	=	R21
                 
                 .EQU PWM_AZIMUT_DEFAULT				=	190		;{0,255} PARA SETEAR EL PWM
                 .EQU PWM_ELEVATION_DEFAULT			=	190		;{0,255} PARA SETEAR EL PWM
                 										;200 ES 10V APROX.
                 
                 ;.DEF MOTOR_AZIMUT					=	OCR0A
                 ;.DEF MOTOR_ELEVATION				=	OCR0B
                 
                 .EQU LIGHT							=	OCR2B
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DE MOTORES------------------------------------
                 
                 .EQU MOT_1							=	PD5
                 .EQU MOT_2							=	PD6
                 
                 ;-----------------------------------------------------------------------------------
                 .include "avr_macros.inc"	;Incluye los macros
                 
                 ; coleccin de macros para microcontroladores AVR
                 ;------------------------------------------------------------------
                 ; Sintaxis:
                 ; 	.macro NOMBRE_MACRO
                 ; 		; cuerpo de la macro
                 ;		; los parmetros de la macro se referencian como
                 ;		; @0 (1er parmetro), @1 (2do parmetro), etc.
                 ; 	.endm
                 ;------------------------------------------------------------------
                 
                 ;------------------------------------------------------------------
                 ; input: resuelve si usa "in"/"lds" segn la direccin del registro
                 ;        de E/S que se lee.
                 ;------------------------------------------------------------------
                 .macro	input ; @0= destino {r0, ... , r31}
                               ; @1= fuente I/0 ($0000-$FFFF)
                 .if	@1<0x40
                 	in	@0,@1	; si dir del reg de E/S <0x40 uso "in"
                 .else
                 	lds	@0,@1	; sino uso "lds"
                 .endif
                 .endm
                 
                 ;------------------------------------------------------------------
                 ; output: resuelve si usa "out"/"sts" segn la direccin del registro
                 ;         de E/S que se escribe.
                 ;------------------------------------------------------------------
                 .macro	output		; @0= destino I/O ($0000-$FFFF)
                 			; @1= fuente, cte o r0..r31
                 .if	@0<0x40
                 		out	@0,@1	; si dir del reg de E/S <0x40 uso "out"
                 .else
                 		sts	@0,@1	; sino uso "sts"
                 .endif
                 .endm
                 
                 .macro	ldiw		; carga puntero
                 		ldi	@0L, LOW(@1)
                 		ldi	@0H, HIGH(@1)
                 .endm
                 
                 .macro	movi	; carga registro con constante
                 		ldi	AUX,@1
                 		mov	@0,AUX
                 .endm
                 
                 .macro	outi
                 		ldi		AUX,@1
                 		output	@0,AUX  ;FIGURABA R16!!!!! OJO!
                 .endm
                 
                 
                 .macro	pushw	;@0		; Pone el puntero @0 de 16 bits en la pila
                 		push	@0L
                 		push	@0H
                 .endm
                 
                 
                 .macro	popw	;@0		; Saca el puntero @0 de 16 bits de la pila
                 		pop		@0H
                 		pop		@0L
                 .endm
                 
                 
                 .macro	pushi	;@0			; Pone en pila un registro de I/O
                 			in		AUX,@0	; usa la variable auxiliar t0
                 			push	AUX
                 .endm
                 
                 
                 .macro	popi	;@0			; Saca de pila un registro de I/O
                 			pop		AUX		; usa la variable auxiliar t0
                 			out		@0,AUX
                 .endm
                 
                 .macro	sti		;@0,@1	; Guarda una constante de modo indirecto
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0" y un puntero
                 		st		@0,AUX	; [3 ciclos, 2 words] @0={X, Y, Z}
                 .endm
                 
                 .macro	stsi	;@0,@1	; Guarda una constante en SRAM
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0".
                 		sts		@0,AUX	; [3 ciclos, 2 words] @0={any SRAM ADDRESS}
                 .endm
                 
                 ;---------------------MACROS PROPIAS-----------------------------------------------
                 .macro SLDR
                 ;STORE_LDR
                 ;PROTOTYPE: SLDR LDR_XX_LOW,LDR_XX_HIGH,ADC_DATA_H
                 ;RECIBE: ADC_DATA_H EL VALOR DEL LDR
                 ;DEVUELVE: -
                 	MOV	ZL,@0
                 	MOV	ZH,@1	
                 	ST	Z+,@2
                 	MOV	@0,ZL
                 	MOV	@1,ZH
                 .endm
                 
                 .macro LLDR
                 ;LOAD_LDR_TO_POINTER
                 ;PROTOTYPE: LLDR Z,LDR_XX_LOW,LDR_XX_HIGH
                 	LDI @0L,@1
                 	LDI @0H,@2
                 .endm
                 
                 .macro VECTMEAN	;@0,@1,@2	;Calcula la media de un vector @0 de longitud @1 y guarda la media en @2
                 		PUSH		@1
                 		LD 		AUX3,@0+
                 		CLR		@2
                 		DEC		@1
                 		CLR		AUX2
                 loop_mean:
                 		CLV
                 		LD		AUX4,@0+
                 		ADD		AUX3,AUX4
                 		ADC		@2,AUX2
                 		DEC		@1
                 		BRNE		loop_mean
                 		LDI		AUX2,3
                 division:
                 		LSR		@2
                 		ROR		AUX3
                 		DEC		AUX2
                 		BRNE		division
                 		MOV		@2,AUX3
                 		POP		@1
                 .endm
                 
                 
                 .macro SPWM 
                 ;PROTOTYPE SET_PWM: SPWM OCRnx,PWM_DATA
                 ;RECIBE: OCRnx,PWM_DATA
                 ;DEVUELVE: .
                 	OUTPUT @0,@1
                 .endm
                 
                 .macro RPWM 
                 ;PROTOTYPE RESET_PWM: RPWM OCRnx
                 ;RECIBE: OCRnx
                 ;DEVUELVE: -
                 	CLR AUX
                 	OUTPUT @0,AUX
                 .endm
                 
                 .macro ADDI
                 ;PROTOTYPE ADDI: REG,CTE
                 ;RECIBE: REG,CTE
                 ;DEVUELVE: Suma de cte al registro
                 	LDI AUX4,@1
                 	ADD @0,AUX4
                 .endm
                 
                 .macro ADDP
                 ;PROTOTYPE ADDP: POINTER,REG
                 ;RECIBE: POINTER,REG
                 ;DEVUELVE: Pointer en posicin inicial + AUX
                 	PUSH @1
                 	ADD @0L,@1
                 	BRVC NO_POINTER_OV
                 	INC @0H
                 	SUB @1,@0L
                 	MOV @1,@0L
                 NO_POINTER_OV: NOP
                 .endm
                 .listmac					;Permite que se expandan las macros en el listado
                 
                 .CSEG
                 .ORG 0x0000
000000 c019      RJMP SETUP	
                 
                 .ORG	INT0addr
000001 c059      RJMP	ISR_INT0
                 
                 .ORG	URXCaddr		; USART, Rx Complete
000012 c0d6      RJMP	ISR_RX_USART_COMPLETA
                 	
                 .ORG	UDREaddr		; USART Data Register Empty
000013 c104      RJMP	ISR_REG_USART_VACIO
                 
                 .ORG	OVF1addr
00000d c04e      RJMP	ISR_TIMER_1_OV
                 
                 ;-------------------------------SETUP--------------------------------------------
                 .ORG	INT_VECTORS_SIZE
                 SETUP:
00001a ef0f      	LDI AUX,LOW(RAMEND)
00001b bf0d      	OUT SPL,AUX
00001c e004      	LDI	AUX,HIGH(RAMEND)
00001d bf0e      	OUT SPH,AUX
                 
                 ;	RCALL TIMER_INIT
                 ;	RCALL BT_DISCONNECT		;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 ;	RCALL INT_EXT_INIT
                 ;	RCALL BATTERY_INIT
                 ;	RCALL SOLAR_PANEL_INIT
                 ;	RCALL ADC_INIT			;TIENE QUE ESTAR EN "ADC.inc"
00001e d08a      	RCALL PWM_INIT			;TIENE QUE ESTAR EN "PWM.inc"
                 ;	RCALL LDRS_INIT
                 ;	RCALL SERIAL_PORT_INIT	;TIENE QUE ESTAR EN "SERIAL_PORT.inc"
00001f d363      	RCALL MOTORS_INIT
000020 9478      	SEI
                 ;	RCALL	DELAY_500ms
                 
000021 c003      RJMP PRUEBA
                 
000022 d187      	RCALL LIGHT_TURN_OFF	;TIENE QUE ESTAR EN "LIGHT.inc"
                 
000023 9478      	SEI
000024 c000      	RJMP PRUEBA
                 ;--------------------------------------------------------------------------------
                 PRUEBA:
                 
000025 d38f      	RCALL	MOTOR_AZIMUT_RIGHT
                 
000026 d15f      	RCALL DELAY_50ms
000027 d15e      	RCALL DELAY_50ms
                 
000028 d397      	RCALL	MOTORS_OFF
                 
000029 d16d      	RCALL DELAY_500ms	
00002a d16c      	RCALL DELAY_500ms	
00002b d16b      	RCALL DELAY_500ms	
00002c d16a      	RCALL DELAY_500ms
                 
                 
00002d d366      	RCALL	MOTOR_ELEVATION_UP
                 
00002e d157      	RCALL DELAY_50ms
00002f d156      	RCALL DELAY_50ms
                 
000030 d38f      	RCALL	MOTORS_OFF
                 
000031 d165      	RCALL DELAY_500ms	
000032 d164      	RCALL DELAY_500ms	
000033 d163      	RCALL DELAY_500ms	
000034 d162      	RCALL DELAY_500ms
                 
000035 d374      	RCALL	MOTOR_AZIMUT_LEFT
                 
000036 d14f      	RCALL DELAY_50ms
000037 d14e      	RCALL DELAY_50ms
                 
000038 d387      	RCALL	MOTORS_OFF
                 
000039 d15d      	RCALL DELAY_500ms	
00003a d15c      	RCALL DELAY_500ms	
00003b d15b      	RCALL DELAY_500ms	
00003c d15a      	RCALL DELAY_500ms	
                 
00003d d361      	RCALL	MOTOR_ELEVATION_DOWN
                 
00003e d147      	RCALL DELAY_50ms
00003f d146      	RCALL DELAY_50ms
                 
000040 d37f      	RCALL	MOTORS_OFF
                 
000041 d155      	RCALL DELAY_500ms	
000042 d154      	RCALL DELAY_500ms	
000043 d153      	RCALL DELAY_500ms	
000044 d152      	RCALL DELAY_500ms
                 
000045 cfdf      RJMP PRUEBA
                 
                 LED1:
000046 9840      		CBI PORTC,0
000047 d13e      		RCALL DELAY_50ms
000048 9a40      		SBI PORTC,0
000049 d13c      		RCALL DELAY_50ms
00004a cfda      		RJMP PRUEBA
                 LED2:
00004b 9841      		CBI PORTC,1
00004c d139      		RCALL DELAY_50ms
00004d 9a41      		SBI PORTC,1
00004e d137      		RCALL DELAY_50ms
00004f cfd5      		RJMP PRUEBA
                 LED3:
000050 985f      		CBI PORTD,7
000051 d134      		RCALL DELAY_50ms
000052 9a5f      		SBI PORTD,7
000053 d132      		RCALL DELAY_50ms
000054 cfd0      		RJMP PRUEBA
                 LED4:
000055 985c      		CBI PORTD,4
000056 d12f      		RCALL DELAY_50ms
000057 9a5c      		SBI PORTD,4
000058 d12d      		RCALL DELAY_50ms
000059 cfcb      		RJMP PRUEBA
                 
                 ;-------------------------------PROGRAMA_PRINCIPAL-------------------------------
                 /*MAIN:	
                 	;MEDIR BATERIA 
                 		RCALL	READ_V_BATTERY					;MIDO LA BATERIA
                 		RCALL	CHECK_IF_BATTERY_MINIMUM		;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
                 		BRCS	SLEEP_MODE
                 		RCALL	INDICATE_BATTERY_OK
                 	;DIA O NOCHE?
                 		RCALL	READ_V_SOLAR_PANEL				;PARA VER SI ES DE DIA O NOCHE, MIDO LA TENSION DEL PANEL SOLAR.
                 		RCALL	CHECK_IF_SOLAR_PANEL_MINIMUM	;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
                 		BRCS	AT_NIGHT
                 ;SI ESTOY ACA YA TENGO BATERIA SUFICIENTE, ES DE DIA.
                 		RCALL	INDICATE_BATTERY_LOW			;RCALL	LIGHT_TURN_OFF
                 		RCALL	INDICATE_SOLAR_PANEL_OK
                 ;PRENDER EL TIMER, LA INTERRUPCION DEL ADC MANDAR A SLEEP.
                 		RCALL	LDRS_READ						;LEE LOS LDR'S Y LOS MANDA A RAM.
                 		RCALL	LDRS_MEAN	
                 		RCALL	ORIENTATE_SOLAR_PANEL			;HAY QUE RESOLVER ESTO TODAVIA.
                 
                 */
                 ;HAY QUE HACER COSAS ANTES DE IR A SLEEP, COMO APAGAR EL ADC Y NO SE QUE MAS [COMO EL PWM DE LOS MOTORES]
                 SLEEP_MODE:
                 /*		INPUT AUX,SMCR
                 		ANDI AUX,((~((1<<SM2)|(1<<SM1)|(1<<SM0)|(1<<SE))))
                 		ORI AUX,((0<<SM2)|(0<<SM1)|(0<<SM0)|(1<<SE))	;SETEO EL MODO IDLE.
                 		OUTPUT SMCR,AUX
                 		SLEEP
                 		NOP
                 		INPUT AUX,SMCR
                 		ANDI AUX,(~(1<<SE))								;CUANDO SALGO DE SLEEP, PONGO SE=0.
                 		ORI AUX,(0<<SE)
                 		OUTPUT SMCR,AUX
                 		RJMP MAIN
00005a cfca      */RJMP PRUEBA
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------MAIN_FUNCTIONS---------------------------------------
                 ISR_INT0:
00005b 9518      RETI
                 
                 ISR_TIMER_1_OV:
00005c 9518      RETI
                 
                 NO_SOLAR_PANEL_CONNECTED:
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
00005d 9100 0179+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
00005f 2300      	TST AUX
000060 f7c9      	BRNE SLEEP_MODE			;SI NO HAY CONEXION BT, NO MANDA NADA
                +
000061 e1e2     +ldi ZL , LOW ( ( MSJ_DISCONNECTED_PANEL * 2 ) )
000062 e0f8     +ldi ZH , HIGH ( ( MSJ_DISCONNECTED_PANEL * 2 ) )
                 	LDIW	Z,(MSJ_DISCONNECTED_PANEL*2)
000063 d0d5      	RCALL TRANSMITIR_MENSAJE
000064 cff5      	RJMP SLEEP_MODE
                 
                 AT_NIGHT:
                 ;	RCALL LIGHT_TURN_ON
000065 d175      	RCALL INDICATE_BATTERY_OK
000066 d19e      	RCALL INDICATE_SOLAR_PANEL_LOW
000067 d12f      	RCALL DELAY_500ms 
000068 cff1      	RJMP SLEEP_MODE
                 
                 INT_EXT_INIT:
                 		;SETEO EL PIN INT0 (PD2) COMO ENTRADA.
                +
                +
                +.if DDRD < 0x40
000069 b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 		INPUT	AUX,DDRD
00006a 7f0b      		ANDI	AUX,(~(1<<PD2))
                +
                +
                +.if DDRD < 0x40
00006b b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 		OUTPUT	DDRD,AUX
                 
                 		;SETEO PARA QUE SALTE LA INT0 SI HAY CUALQUIER CAMBIO.
                +
                +
                +.if EICRA < 0x40
                +in AUX , EICRA
00006c 9100 0069+.else 
                +lds AUX , EICRA
                 		INPUT	AUX,EICRA
00006e 7f0c      		ANDI	AUX,(~((1<<ISC00)|(1<<ISC01)))
00006f 6001      		ORI		AUX,((1<<ISC00)|(0<<ISC01))		
                +
                +
                +.if EICRA < 0x40
                +out EICRA , AUX
000070 9300 0069+.else 
                +sts EICRA , AUX
                 		OUTPUT	EICRA,AUX
                 	
                 		;HABILITO LA INTERRUPCION INT0.
                +
                +
                +.if EIMSK < 0x40
000072 b30d     +in AUX , EIMSK
                +.else 
                +lds AUX , EIMSK
                 		INPUT	AUX,EIMSK
000073 7f0c      		ANDI	AUX,~((1<<INT0)|(1<<INT1))		
000074 6001      		ORI		AUX,((1<<INT0)|(0<<INT1))
                +
                +
                +.if EIMSK < 0x40
000075 bb0d     +out EIMSK , AUX
                +.else 
                +sts EIMSK , AUX
                 		OUTPUT	EIMSK,AUX
000076 9508      RET
                 
                 TIMER_INIT:
000077 ee0e      			LDI	AUX,0xEE		;Pongo como valor inicial del timer 34286 para que cuando haga overflow haya contado (8E6)/256
                +
                +
                +.if TCNT1L < 0x40
                +out TCNT1L , AUX
000078 9300 0084+.else 
                +sts TCNT1L , AUX
                 			OUTPUT TCNT1L,AUX
00007a e805      			LDI AUX,0x85
                +
                +
                +.if TCNT1H < 0x40
                +out TCNT1H , AUX
00007b 9300 0085+.else 
                +sts TCNT1H , AUX
                 			OUTPUT TCNT1H,AUX
00007d e004      			LDI AUX,(1<<CS12)|(0<<CS11)|(0<<CS10)		;Seteo el prescaler a 256
                +
                +
                +.if TCCR1B < 0x40
                +out TCCR1B , AUX
00007e 9300 0081+.else 
                +sts TCCR1B , AUX
                 			OUTPUT TCCR1B,AUX
000080 e000      			LDI AUX,0
                +
                +
                +.if TCCR1A < 0x40
                +out TCCR1A , AUX
000081 9300 0080+.else 
                +sts TCCR1A , AUX
                 			OUTPUT TCCR1A,AUX
000083 e001      			LDI AUX,(1<<TOIE1)
                +
                +
                +.if TIMSK1 < 0x40
                +out TIMSK1 , AUX
000084 9300 006f+.else 
                +sts TIMSK1 , AUX
                 			OUTPUT TIMSK1,AUX
000086 9508      RET
                 
                 .include "ADC.inc"
                 
                  * PRUEBA_ADC.asm
                  *
                  *  Created: 25/05/2016 04:10:33 a.m.
                  *   Author: MAU
                  *
                  *	ESTE PROGRAMA RECIBE POR ADC0 UN LDR Y MANDA POR LOS 4 LEDS
                  *	DE LA PLACA DEL CdR EL DATO.
                  *
                  */ 
                 
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 /*ISR_ADC_CONVERSION_COMPLETE:
                 		
                 		INPUT AUX,ADCSRA
                 		SBR AUX,ADIF
                 		OUTPUT ADCSRA,AUX
                 
                 		LDI AUX,PD7
                 		OUTPUT PORTD,AUX
                 	RETI
                 */
                 ;-------------------------------------------------------------------------
                 ;					CONVERSOR ANALOGICO-DIGITAL
                 ;-------------------------------------------------------------------------
                 
                 ADC_INIT:
                 ;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;INTERNAL VREF=VCC Y EL DATO AJUSTADO A IZQUIERDA! [ADCH:ADCL]. SE SELECCIONA POR DEFECTO EL CANAL ADC1 [LDR DE LA PLACA DE CdR MODIF]
000087 e634      	LDI ADC_DATA_L,((0<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX3)|(1<<MUX2)|(0<<MUX1)|(0<<MUX0))
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , ADC_DATA_L
000088 9330 007c+.else 
                +sts ADMUX , ADC_DATA_L
                 	OUTPUT ADMUX,ADC_DATA_L
                 ;ADCSRA = ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0		
                 ;SE HABILITA EL ADC, AUTO TRIGGER OFF, FLAG INTERRUPCION EN CERO, PRESCALER DIV POR 64 [trabaja en aprox 100Khz]
00008a e836      	LDI ADC_DATA_L,((1<<ADEN)|(0<<ADSC)|(0<<ADATE)|(0<<ADIF)|(0<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(0<<ADPS0))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , ADC_DATA_L
00008b 9330 007a+.else 
                +sts ADCSRA , ADC_DATA_L
                 	OUTPUT ADCSRA,ADC_DATA_L
                 
                 ;SETEAR ESTE REGISTRO PARA EL MODO DE AUTO TRIGGER
                 ;	LDI AUX,(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0)
                 ;	OUTPUT ADCSRB,AUX
                 
                 ;SE DESHABILITA LA PARTE DIGITAL INTERNA DEL PIN A UTILIZAR
                 ;HABILITO SOLO LOS LDRS
00008d e33c      	LDI ADC_DATA_L,((1<<ADC2D)|(1<<ADC3D)|(1<<ADC4D)|(1<<ADC5D))
                +
                +
                +.if DIDR0 < 0x40
                +out DIDR0 , ADC_DATA_L
00008e 9330 007e+.else 
                +sts DIDR0 , ADC_DATA_L
                 	OUTPUT DIDR0,ADC_DATA_L
000090 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ADC_SELECT_INPUT:
                 ;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;RECIBE: EL VALOR DEL PIN A SELECCIONAR EN ADC_DATA_L
                 ;DEVUELVE: NADA
                +
                +
                +.if ADMUX < 0x40
                +in AUX , ADMUX
000091 9100 007c+.else 
                +lds AUX , ADMUX
                 	INPUT AUX,ADMUX
000093 7f00      	ANDI AUX,(~((1<<MUX3)|(1<<MUX2)|(1<<MUX1)|(1<<MUX0)))
000094 2b03      	OR AUX,ADC_DATA_L;NO HAY QUE HACER SHIFT
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , AUX
000095 9300 007c+.else 
                +sts ADMUX , AUX
                 	OUTPUT ADMUX,AUX
                 
000097 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ADC_SIMPLE_CONVERSION:
                 ;RECIBE: -
                 ;DEVUELVE: RESULTADO DE LA CONVERSION EN ADC_DATA_H:ADC_DATA_L
                 
                +
                +
                +.if ADCSRA < 0x40
                +in AUX , ADCSRA
000098 9100 007a+.else 
                +lds AUX , ADCSRA
                 	INPUT AUX,ADCSRA
00009a 6c00      	ORI AUX,((1<<ADEN)|(1<<ADSC))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , AUX
00009b 9300 007a+.else 
                +sts ADCSRA , AUX
                 	OUTPUT ADCSRA,AUX
                +
                +
                +.if ADCSRA < 0x40
                +in AUX , ADCSRA
00009d 9100 007a+.else 
                +lds AUX , ADCSRA
                 L2:	INPUT AUX,ADCSRA
00009f fd06      	SBRC AUX,ADSC
0000a0 cffc      	RJMP L2
0000a1 770f      	ANDI AUX,(~(1<<ADEN))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , AUX
0000a2 9300 007a+.else 
                +sts ADCSRA , AUX
                 	OUTPUT ADCSRA,AUX
                 
                +
                +
                +.if ADCL < 0x40
                +in ADC_DATA_L , ADCL
0000a4 9130 0078+.else 
                +lds ADC_DATA_L , ADCL
                 	INPUT ADC_DATA_L,ADCL
                +
                +
                +.if ADCH < 0x40
                +in ADC_DATA_H , ADCH
0000a6 9140 0079+.else 
                +lds ADC_DATA_H , ADCH
                 	INPUT ADC_DATA_H,ADCH
                 
0000a8 9508      RET
                 
                 /************************** EJEMPLO! ***********************************
                 EJEMPLO_CONVERSOR:
                 		INPUT AUX,ADCSRA
                 		ORI AUX,((1<<ADEN)|(1<<ADSC))
                 		OUTPUT ADCSRA,AUX
                 
                 ESPERO:	INPUT AUX,ADCSRA
                 		SBRC AUX,ADSC
                 		RJMP ESPERO
                 		ANDI AUX,(~(1<<ADEN))
                 		OUTPUT ADCSRA,AUX
                 ;SE INICIA LA CONVERSION [ADEN=1]Y SE ESPERA A QUE TERMINE [ADSC=1] ?? O ADIF ???
                 		INPUT AUX,ADCH
                 		CPI AUX,0x00		
                 		BREQ LED1
                 		CPI AUX,0x01		
                 		BREQ LED2
                 		CPI AUX,0x02		
                 		BREQ LED3
                 		CPI AUX,0x03		
                 		BREQ LED4	
                 
                 SIGO:	RCALL DELAY
                 		RJMP EJEMPLO_CONVERSOR
                 
                 .include "PWM.inc"
                 
                 ;* 	CODIGO PWM 
                 ;*
                 ;*  Created: 29/05/2016
                 ;*  Autor: Mauro Giordano, Agustin Picard, Joaqun Ulloa
                 ;*	
                 ;*	f_outPWM = f_clkIO / (prescaler * 256)
                 ;*	Configuracion Fast Pwm
                 ;*	
                 ;*****************************************************
                 .CSEG
                 PWM_INIT:
                 ;	RCALL PWM_INIT_0
0000a9 d001      	RCALL PWM_INIT_1
                 ;	RCALL PWM_INIT_2
                 ;COMENTO LA FUNCION ANTERIOR PORQUE VAMOS A USAR MOTORES DE CONTINUA PUESTOS EN OC1A Y OC1B QUE SON LOS DEL PUERTO B SOLAMENTE.
0000aa 9508      RET
                 
                 /*PWM_INIT_0:
                 ;Se inicializan como salida los pines de PWM
                 	INPUT PWM_DATA,DDRD
                 	ANDI PWM_DATA,(~((1<<DDD5)|(1<<DDD6)))	;Mascara para tocar solo D5 Y D6
                 	ORI PWM_DATA,((1<<DDD5)|(1<<DDD6))
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                 	INPUT PWM_DATA,TCCR0A	;Timer/counter control register A
                 	ANDI PWM_DATA,(~((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(1<<COM0B0)))
                 	ORI PWM_DATA,((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(0<<COM0A0)|(1<<COM0B1)|(0<<COM0B0))	;fast PWM, non-inverting
                 	OUTPUT TCCR0A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                 	INPUT PWM_DATA,TCCR0B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
                 	ANDI PWM_DATA,(~((1<<CS00)|(1<<CS01)|(1<<CS02)))
                 	ORI PWM_DATA,((0<<CS00)|(1<<CS01)|(0<<CS02))	;Ver tabla prescalers al final del archivo
                 	OUTPUT TCCR0B,PWM_DATA
                 ;Se inicializa el pwm en cero
                 	CLR	AUX
                 	OUTPUT	OCR0A,AUX
                 	OUTPUT	OCR0B,AUX
                 RET
                 */
                 ;*****************************************************
                 
                 PWM_INIT_1:
                 ;Se inicializan como salida los pines de PWM
                +
                +
                +.if DDRB < 0x40
0000ab b154     +in PWM_DATA , DDRB
                +.else 
                +lds PWM_DATA , DDRB
                 	INPUT PWM_DATA,DDRB
0000ac 7f59      	ANDI PWM_DATA,(~((1<<DDB1)|(1<<DDB2)))	;Mascara para tocar solo B1 Y B2
0000ad 6056      	ORI PWM_DATA,((1<<DDB1)|(1<<DDB2))
                +
                +
                +.if DDRB < 0x40
0000ae b954     +out DDRB , PWM_DATA
                +.else 
                +sts DDRB , PWM_DATA
                 	OUTPUT DDRB,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                 	;Descripcion de registros en seccion 15.9 (pag 106-112)
                +
                +
                +.if TCCR1A < 0x40
                +in PWM_DATA , TCCR1A
0000af 9150 0080+.else 
                +lds PWM_DATA , TCCR1A
                 	INPUT PWM_DATA,TCCR1A	;Timer/counter control register A
0000b1 705c      	ANDI PWM_DATA,(~((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(1<<WGM11)))
0000b2 6f51      	ORI PWM_DATA,((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(0<<WGM11))	;fast PWM, non-inverting
                +
                +
                +.if TCCR1A < 0x40
                +out TCCR1A , PWM_DATA
0000b3 9350 0080+.else 
                +sts TCCR1A , PWM_DATA
                 	OUTPUT TCCR1A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                +
                +
                +.if TCCR1B < 0x40
                +in PWM_DATA , TCCR1B
0000b5 9150 0081+.else 
                +lds PWM_DATA , TCCR1B
                 	INPUT PWM_DATA,TCCR1B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
0000b7 7e50      	ANDI PWM_DATA,(~((1<<WGM13)|(1<<WGM12)|(1<<CS10)|(1<<CS11)|(1<<CS12)))
0000b8 605a      	ORI PWM_DATA,((0<<WGM13)|(1<<WGM12)|(0<<CS10)|(1<<CS11)|(0<<CS12))	;Prescaler = 8
                +
                +
                +.if TCCR1B < 0x40
                +out TCCR1B , PWM_DATA
0000b9 9350 0081+.else 
                +sts TCCR1B , PWM_DATA
                 	OUTPUT TCCR1B,PWM_DATA
                 
0000bb 2700      	CLR	AUX
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
0000bc 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
0000be 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                +
                +
                +.if OCR1AH < 0x40
                +out OCR1AH , AUX
0000c0 9300 0089+.else 
                +sts OCR1AH , AUX
                 	OUTPUT	OCR1AH,AUX
                +
                +
                +.if OCR1BH < 0x40
                +out OCR1BH , AUX
0000c2 9300 008b+.else 
                +sts OCR1BH , AUX
                 	OUTPUT	OCR1BH,AUX
0000c4 9508      RET
                 
                 ;*****************************************************
                 /*PWM_INIT_2:
                 ;Se inicializan como salida los pines de PWM
                 ;Se usa uno solo de los pines (para la luz), el otro es el MOSI, lo dejamos solo para programar
                 	INPUT PWM_DATA,DDRD
                 	ANDI PWM_DATA,(~(1<<DDD3))	;Mascara para tocar solo D3
                 	ORI PWM_DATA,((1<<DDD3))
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM22=0 (por defecto), WGM21=1 y WGM20=1
                 	;Non-inverting mode: COM2A1=1 y COM2A0=0
                 	INPUT PWM_DATA,TCCR2A	;Timer/counter control register A
                 	ANDI PWM_DATA,(~((1<<COM2B1)|(1<<COM2B0)|(1<<WGM20)|(1<<WGM21)))
                 	ORI PWM_DATA,((1<<COM2B1)|(0<<COM2B0)|(1<<WGM20)|(1<<WGM21))	;fast PWM, non-inverting
                 	OUTPUT TCCR2A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                 	INPUT PWM_DATA,TCCR2B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
                 	ANDI PWM_DATA,(~((1<<CS20)|(1<<CS21)|(1<<CS22)))
                 	ORI PWM_DATA,((0<<CS20)|(1<<CS21)|(0<<CS22))	;Ver tabla prescalers al final del archivo
                 	OUTPUT TCCR2B,PWM_DATA
                 RET
                 */
                 
                 
                 ;*****************************************************
                 
                 /*
                 ;PWM DE 16 BITS, RECIBE EL VALOR POR PWM_DATA_L Y PWM_DATA_L_H
                 PWM_MOTOR_ELEVACION_SET:	;EL DE ELEVACION ES PD5 [MOT_1]
                 	OUTPUT OCR1BL,PWM_DATA
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 
                 PWM_MOTOR_ELEVACION_RESET:	;EL DE ELEVACION ES PD6 [MOT_2]
                 	CLR PWM_DATA
                 	OUTPUT OCR1BL,PWM_DATA	
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 */
                 
                 ;*****************************************************
                 /*
                 CS22	CS21	CS20	Description
                 0 		0 		0 		No clock source (timer/counter stopped)
                 0 		0 		1 		clkT2S/(no prescaling)
                 0 		1 		0 		clkT2S/8 (from prescaler)
                 0 		1 		1 		clkT2S/32 (from prescaler)
                 1 		0 		0 		clkT2S/64 (from prescaler)
                 1 		0 		1 		clkT2S/128 (from prescaler)
                 1 		1 		0 		clkT2S/256 (from prescaler)
                 1 		1 		1 		clkT2S/1024 (from prescaler)
                 */
                 .include "SERIAL_PORT.inc"
                 
                  * PRUEBA_PUERTO_SERIE.asm
                  *
                  *  Created: 18/05/2016 07:33:17 p.m.
                  *   Author: MAU
                  */ 
                 
                 
                 ;-------------------------------------------------------------------------
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 SERIAL_PORT_INIT:
0000c5 930f      		PUSH	AUX
0000c6 931f      		PUSH	AUX1
                +
0000c7 93af     +push XL
0000c8 93bf     +push XH
                 		PUSHW	X
                 	
0000c9 e000      		LDI		AUX,HIGH(BAUD_RATE)
                +
                +
                +.if UBRR0H < 0x40
                +out UBRR0H , AUX
0000ca 9300 00c5+.else 
                +sts UBRR0H , AUX
                 		OUTPUT		UBRR0H,AUX	; Velocidad de transmisin
0000cc e607      		LDI		AUX,LOW(BAUD_RATE)
                +
                +
                +.if UBRR0L < 0x40
                +out UBRR0L , AUX
0000cd 9300 00c4+.else 
                +sts UBRR0L , AUX
                 		OUTPUT		UBRR0L,AUX	
                 		
0000cf e002      		LDI		AUX,1<<U2X0		; Modo asinc., doble velocidad
                +
                +
                +.if UCSR0A < 0x40
                +out UCSR0A , AUX
0000d0 9300 00c0+.else 
                +sts UCSR0A , AUX
                 		OUTPUT		UCSR0A,AUX	
                 
                 		; Trama: 8 bits de datos, sin paridad y 1 bit de stop, 
0000d2 e006      		LDI		AUX,(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(1<<UCSZ01)|(1<<UCSZ00)
                +
                +
                +.if UCSR0C < 0x40
                +out UCSR0C , AUX
0000d3 9300 00c2+.else 
                +sts UCSR0C , AUX
                 		OUTPUT		UCSR0C,AUX
                 
                 
                 		; Configura los terminales de TX y RX; y habilita
                 		; 	nicamente la int. de recepcin
0000d5 e908      		LDI		AUX,(1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0)|(0<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
0000d6 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT		UCSR0B,AUX
                 
                +
0000d8 e000     +ldi AUX , LOW ( TX_BUF )
0000d9 2e80     +mov PTR_TX_L , AUX
                 		MOVI	PTR_TX_L,LOW(TX_BUF)	; inicializa puntero al 
                +
0000da e001     +ldi AUX , HIGH ( TX_BUF )
0000db 2e90     +mov PTR_TX_H , AUX
                 		MOVI	PTR_TX_H,HIGH(TX_BUF)	; buffer de transmisin.
                 	
                +
0000dc e0a0     +ldi XL , LOW ( TX_BUF )
0000dd e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF				; limpia BUF_SIZE posiciones 
0000de e410      		LDI		AUX1, BUF_SIZE			; del buffer de transmisin
0000df 2700      		CLR		AUX
                 loop_limpia:
0000e0 930d      		ST		X+,AUX
0000e1 951a      		DEC		AUX1
0000e2 f7e9      		BRNE	loop_limpia
                 					
0000e3 24aa      		CLR		BYTES_A_TX		; nada pendiente de transmisin
                 
                +
0000e4 91bf     +pop XH
0000e5 91af     +pop XL
                 		POPW	X
0000e6 911f      		POP		AUX1
0000e7 910f      		POP		AUX
0000e8 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ; RECEPCION: Interrumpe cada vez que se recibe un byte x RS232.
                 ;
                 ; Recibe:	UDR (byte de dato)
                 ; Devuelve: nada
                 ;-------------------------------------------------------------------------
                 ISR_RX_USART_COMPLETA:
                 
                 ;		SER AUX
                 ;		OUTPUT BT_FLAG,AUX	;[FLAG=0xFF]: ESTA CONECTADO A BT. 
                 							;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                +
                +
                +.if UDR0 < 0x40
                +in AUX , UDR0
0000e9 9100 00c6+.else 
                +lds AUX , UDR0
                 		INPUT AUX,UDR0
                 
0000eb 3701      		CPI AUX,BT_COMMAND_PROJECT_NAME
0000ec f0d9      		BREQ CALL_V_LDRS;CALL_PROJECT_NAME
                 
0000ed 3302      		CPI AUX,BT_COMMAND_V_BAT
0000ee f069      		BREQ CALL_V_BAT
                 
0000ef 3303      		CPI AUX,BT_COMMAND_V_PANEL
0000f0 f089      		BREQ CALL_V_PANEL
                 
0000f1 3304      		CPI AUX,BT_COMMAND_LIGHT_TURN_ON
0000f2 f0d9      		BREQ _LIGHT_TURN_ON
                 
0000f3 3305      		CPI AUX,BT_COMMAND_LIGHT_TURN_OFF
0000f4 f0d9      		BREQ _LIGHT_TURN_OFF
                 
0000f5 3306      		CPI AUX,BT_COMMAND_DISCONNECT
0000f6 f0d9      		BREQ _BT_DISCONNECT
                 
0000f7 9518      SIGO:  	RETI 
                 
                 CALL_PROJECT_NAME:
                +
0000f8 e9e4     +ldi ZL , LOW ( ( MSJ_PROJECT_NAME * 2 ) )
0000f9 e0f7     +ldi ZH , HIGH ( ( MSJ_PROJECT_NAME * 2 ) )
                 		LDIW	Z,(MSJ_PROJECT_NAME*2)
0000fa d03e      		RCALL TRANSMITIR_MENSAJE
0000fb cffb      		RJMP SIGO
                 CALL_V_BAT:
                +
0000fc ebe8     +ldi ZL , LOW ( ( MSJ_V_BAT * 2 ) )
0000fd e0f7     +ldi ZH , HIGH ( ( MSJ_V_BAT * 2 ) )
                 		LDIW	Z,(MSJ_V_BAT*2)
                +
0000fe e4c0     +ldi YL , LOW ( V_BATTERY_DATA )
0000ff e0d1     +ldi YH , HIGH ( V_BATTERY_DATA )
                 		LDIW	Y,V_BATTERY_DATA
000100 d055      		RCALL TRANSMITIR_TENSION
000101 cff5      		RJMP SIGO
                 CALL_V_PANEL:
                +
000102 ede6     +ldi ZL , LOW ( ( MSJ_V_PANEL * 2 ) )
000103 e0f7     +ldi ZH , HIGH ( ( MSJ_V_PANEL * 2 ) )
                 		LDIW	Z,(MSJ_V_PANEL*2)
                +
000104 e4c8     +ldi YL , LOW ( V_SOLAR_PANEL_DATA )
000105 e0d1     +ldi YH , HIGH ( V_SOLAR_PANEL_DATA )
                 		LDIW	Y,V_SOLAR_PANEL_DATA
000106 d04f      		RCALL TRANSMITIR_TENSION
000107 cfef      		RJMP SIGO
                 CALL_V_LDRS:
                +
000108 efe0     +ldi ZL , LOW ( ( MSJ_V_LDRS * 2 ) )
000109 e0f7     +ldi ZH , HIGH ( ( MSJ_V_LDRS * 2 ) )
                 		LDIW	Z,(MSJ_V_LDRS*2)
                +
00010a e7c0     +ldi YL , LOW ( LDR_NO_MEAN )
00010b e0d1     +ldi YH , HIGH ( LDR_NO_MEAN )
                 		LDIW	Y,LDR_NO_MEAN
00010c d049      		RCALL TRANSMITIR_TENSION
00010d cfe9      		RJMP SIGO
                 _LIGHT_TURN_ON:
00010e d093      		RCALL LIGHT_TURN_ON
00010f cfe7      		RJMP SIGO
                 _LIGHT_TURN_OFF:
000110 d099      		RCALL LIGHT_TURN_OFF
000111 cfe5      		RJMP SIGO
                 _BT_DISCONNECT:
000112 d001      		RCALL BT_DISCONNECT
000113 cfe3      		RJMP SIGO
                 BT_DISCONNECT:
000114 2700      		CLR AUX
                +
                +
                +.if BT_FLAG < 0x40
                +out BT_FLAG , AUX
000115 9300 0179+.else 
                +sts BT_FLAG , AUX
                 		OUTPUT BT_FLAG,AUX
000117 9508      RET
                 
                 ;------------------------------------------------------------------------
                 ; TRANSMISION: interrumpe cada vez que puede transmitir un byte.
                 ; Se transmiten "BYTES_A_TX" comenzando desde la posicin TX_BUF del
                 ; buffer. Si "BYTES_A_TX" llega a cero, se deshabilita la interrupcin.
                 ;
                 ; Recibe: 	BYTES_A_TX.
                 ; Devuelve: PTR_TX_H:PTR_TX_L, y BYTES_A_TX.
                 ;------------------------------------------------------------------------
                 ISR_REG_USART_VACIO:		; UDR est vaco
000118 930f      		PUSH	AUX
000119 931f      		PUSH	AUX1
                +
00011a b70f     +in AUX , SREG
00011b 930f     +push AUX
                 		PUSHI	SREG
                +
00011c 93af     +push XL
00011d 93bf     +push XH
                 		PUSHW	X
                 
                 
00011e 20aa      		TST		BYTES_A_TX	; hay datos pendientes de transmisin?
00011f f069      		BREQ	FIN_TRANSMISION
                 
000120 01d4      		MOVW	XL,PTR_TX_L	; Recupera puntero al prximo byte a tx.
000121 910d      		LD		AUX,X+		; lee byte del buffer y apunta al
                +
                +
                +.if UDR0 < 0x40
                +out UDR0 , AUX
000122 9300 00c6+.else 
                +sts UDR0 , AUX
                 		OUTPUT		UDR0,AUX		; sgte. dato a transmitir (en la prxima int.)
                 
000124 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
000125 f020      		BRLO	SALVA_PTR_TX
000126 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000127 f010      		BRLO	SALVA_PTR_TX
                +
000128 e0a0     +ldi XL , LOW ( TX_BUF )
000129 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx=ptr_tx+1, (mdulo BUF_SIZE)
                 
                 SALVA_PTR_TX:
00012a 014d      		MOVW	PTR_TX_L,XL	; preserva puntero a sgte. dato
                 
00012b 94aa      		DEC		BYTES_A_TX	; Descuenta el nro. de bytes a tx. en 1
00012c f429      		BRNE	SIGUE_TX	; si quedan datos que transmitir
                 							;	vuelve en la prxima int.
                 ;REVISAR ESTE GRUPO DE INSTRUCCIONES
                 FIN_TRANSMISION:			; si no hay nada que enviar,
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
00012d 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
00012f 7d0f      		CBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
000130 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 		;se deshabilita la interrupcin.
                 
                 sigue_tx:
                +
000132 91bf     +pop XH
000133 91af     +pop XL
                 		POPW	X
                +
000134 910f     +pop AUX
000135 bf0f     +out SREG , AUX
                 		POPI	SREG
000136 911f      		POP		AUX1
000137 910f      		POP		AUX
000138 9518      		RETI
                 
                 ;-------------------------------------------------------------------------
                 ; TRANSMITIR_MENSAJE: transmite el mensaje almacenado en memoria flash a partir
                 ; de la direccin APUNTADA POR Z! que termina con 0x00 (el 0 no se transmite).
                 ; Recibe: nada
                 ; Devuelve: PTR_TX_L|H, BYTES_A_TX.  
                 ; Habilita la int. de transmisin serie con ISR en ISR_REG_USART_VACIO().
                 ;-------------------------------------------------------------------------
                 TRANSMITIR_MENSAJE:
                +
000139 93ef     +push ZL
00013a 93ff     +push ZH
                 		PUSHW	Z
                +
00013b 93af     +push XL
00013c 93bf     +push XH
                 		PUSHW	X
00013d 930f      		PUSH	AUX
                 
00013e 01d4      		MOVW	XL,PTR_TX_L
                 
                 LOOP_TRANSMITIR_MENSAJE:
00013f 9105      		LPM		AUX,Z+
000140 2300      		TST		AUX
000141 f049      		BREQ	FIN_TRANSMITIR_MENSAJE
                 
000142 930d      		ST		X+,AUX
000143 94a3      		INC		BYTES_A_TX
                 
000144 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
000145 f3c8      		BRLO	LOOP_TRANSMITIR_MENSAJE
000146 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000147 f3b8      		BRLO	LOOP_TRANSMITIR_MENSAJE
                +
000148 e0a0     +ldi XL , LOW ( TX_BUF )
000149 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
00014a cff4      		RJMP	LOOP_TRANSMITIR_MENSAJE
                 	
                 FIN_TRANSMITIR_MENSAJE:
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
00014b 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
                 
00014d 6200      		SBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
00014e 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 
000150 910f      		POP		AUX
                +
000151 91bf     +pop XH
000152 91af     +pop XL
                 		POPW	X
                +
000153 91ff     +pop ZH
000154 91ef     +pop ZL
                 		POPW	Z
000155 9508      		RET
                 
                 ;-------------------------------------------------------------------------
                 ; fin del cdigo
                 ;-------------------------------------------------------------------------
                 
                 
                 TRANSMITIR_TENSION:
                +
000156 93ef     +push ZL
000157 93ff     +push ZH
                 		PUSHW	Z
                +
000158 93af     +push XL
000159 93bf     +push XH
                 		PUSHW	X
00015a 930f      		PUSH	AUX
                 
00015b 01d4      		MOVW	XL,PTR_TX_L
                 
                 LOOP_TRANSMITIR_TENSION:
00015c 9105      		LPM		AUX,Z+
00015d 2300      		TST		AUX
00015e f049      		BREQ	LOOP_TRANSMITIR_DATO	;TERMINO DE MANDAR EL MENSAJE, AHORA MANDO EL DATO
                 
00015f 930d      		ST		X+,AUX
000160 94a3      		INC		BYTES_A_TX
                 
000161 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
000162 f3c8      		BRLO	LOOP_TRANSMITIR_TENSION
000163 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000164 f3b8      		BRLO	LOOP_TRANSMITIR_TENSION
                +
000165 e0a0     +ldi XL , LOW ( TX_BUF )
000166 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
000167 cff4      		RJMP	LOOP_TRANSMITIR_TENSION
                 	
                 LOOP_TRANSMITIR_DATO:
000168 9109      		LD		AUX,Y+
000169 2300      		TST		AUX
00016a f049      		BREQ	FIN_TRANSMITIR_DATO
                 
00016b 930d      		ST		X+,AUX
00016c 94a3      		INC		BYTES_A_TX
                 
00016d 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
00016e f3c8      		BRLO	LOOP_TRANSMITIR_DATO
00016f 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000170 f3b8      		BRLO	LOOP_TRANSMITIR_DATO
                +
000171 e0a0     +ldi XL , LOW ( TX_BUF )
000172 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
000173 cff4      		RJMP	LOOP_TRANSMITIR_DATO
                 	
                 FIN_TRANSMITIR_DATO:
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
000174 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
                 
000176 6200      		SBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
000177 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 
000179 910f      		POP		AUX
                +
00017a 91bf     +pop XH
00017b 91af     +pop XL
                 		POPW	X
                +
00017c 91ff     +pop ZH
00017d 91ef     +pop ZL
                 		POPW	Z
                 .include "DELAY.inc"
00017e 9508      
                 ;		Para crear los delays, no te hagas el crack y
                 ;		us el bocho de alguien que ya lo pens:
                 ;		http://www.bretmulvey.com/avrdelay.html
                 ;
                 ;		TENER EN CUENTA QUE EL MICRO TRABAJA A 8MHZ
                 ;
                 ;***********************************************************
                 .CSEG
                 
                 DELAY_100us:
00017f e022          ldi  r18, 2
000180 e039          ldi  r19, 9
000181 953a      L4: dec  r19
000182 f7f1          brne L4
000183 952a          dec  r18
000184 f7e1          brne L4
000185 9508      RET
                 
                 DELAY_50ms:
000186 932f      	PUSH R18
000187 933f      	PUSH R19
000188 934f      	PUSH R20
                 
000189 e023          ldi  r18, 3
00018a e038          ldi  r19, 8
00018b e748          ldi  r20, 120
00018c 954a      L1: dec  r20
00018d f7f1          brne L1
00018e 953a          dec  r19
00018f f7e1          brne L1
000190 952a          dec  r18
000191 f7d1          brne L1
                 
000192 914f      	POP R20
000193 913f      	POP R19
000194 912f      	POP R18
000195 9508      RET
                 
                 DELAY_LO_QUE_SE_ME_ANTOJE:
                 
                 ;ABRI EL PROGRAMA Y LISTO.
                 ;HACER PUSH Y POP DE LOS REGS QUE SE USEN
                 
000196 9508      RET
                 
                 DELAY_500ms:
000197 e125          ldi  r18, 21
000198 e43b          ldi  r19, 75
000199 eb4f          ldi  r20, 191
00019a 954a      L3: dec  r20
00019b f7f1          brne L3
00019c 953a          dec  r19
00019d f7e1          brne L3
00019e 952a          dec  r18
00019f f7d1          brne L3
0001a0 0000          nop
                 .include "LIGHT.inc"
0001a1 9508      
                 *	LIGHT.inc [COMO SI FUERA UN OBJETO]
                 *
                 *  Created: 01/06/2016 13:10:11 p.m.
                 *   Author: MAU
                 */ 
                 .CSEG
                 ;FUTURA MEJORA: HACER QUE LA LUZ SE MUEVA POR PWM EN FUNCION DE LA CARGA DE LA BATERIA
                 LIGHT_TURN_ON:
                 
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
0001a2 9100 0179+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
0001a4 3f0f      	CPI AUX,0xFF						;[FLAG=0xFF]: ESTA CONECTADO A BT. 
0001a5 f019      	BREQ ORDEN_BT_NO_HACER_NADA			;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
0001a6 ef0f      	SER AUX
                +
                +
                +
                +
                +
                +
                +.if LIGHT < 0x40
                +out LIGHT , AUX
0001a7 9300 00b4+.else 
                +sts LIGHT , AUX
                +OUTPUT LIGHT , AUX
                 	SPWM LIGHT,AUX
                 
                 /*	INPUT AUX,PORTD
                 	ORI AUX,(1<<LIGHT_PIN)
                 	OUTPUT PORTD,AUX*/
                 
                 ORDEN_BT_NO_HACER_NADA:
0001a9 9508      RET
                 
                 LIGHT_TURN_OFF:
                 
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
0001aa 9100 0179+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
0001ac 3f0f      	CPI AUX,0xFF						;[FLAG=0xFF]: ESTA CONECTADO A BT. 
0001ad f3d9      	BREQ ORDEN_BT_NO_HACER_NADA			;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
0001ae 2700      	CLR AUX
                +
                +
                +
                +
                +
                +
                +.if LIGHT < 0x40
                +out LIGHT , AUX
0001af 9300 00b4+.else 
                +sts LIGHT , AUX
                +OUTPUT LIGHT , AUX
                 	SPWM LIGHT,AUX
                 
                 /*	INPUT AUX,PORTD
                 	ANDI AUX,(~(1<<LIGHT_PIN))
                 	OUTPUT PORTD,AUX*/
                 
                 .include "BATTERY.inc"
0001b1 9508      
                 ;
                 ;							BATTERY.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 BATTERY_INIT:
                +
                +
                +.if DDRD < 0x40
0001b2 b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 	INPUT AUX,DDRD
0001b3 760f      	ANDI AUX,(~((1<<DDD4)|(1<<DDD7)))	;Mascara para tocar solo D3
0001b4 6900      	ORI AUX,((1<<DDD4)|(1<<DDD7))
                +
                +
                +.if DDRD < 0x40
0001b5 b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 	OUTPUT DDRD,AUX
0001b6 d01f      	RCALL INDICATE_BATTERY_LOW
                 
                 	;INICIALIZO LA INFORMACION DE LA TENSION PARA TRANSMITIR POR BLUETOOTH
                +
0001b7 e4a0     +ldi XL , LOW ( V_BATTERY_DATA )
0001b8 e0b1     +ldi XH , HIGH ( V_BATTERY_DATA )
                 	LDIW X,V_BATTERY_DATA
                +
0001b9 e300     +ldi AUX , '0'
0001ba 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001bb e300     +ldi AUX , '0'
0001bc 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001bd e20e     +ldi AUX , '.'
0001be 930d     +st X + , AUX
                 	STI	X+,'.'
                +
0001bf e300     +ldi AUX , '0'
0001c0 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001c1 e506     +ldi AUX , 'V'
0001c2 930d     +st X + , AUX
                 	STI	X+,'V'
                +
0001c3 e00d     +ldi AUX , '\r'
0001c4 930d     +st X + , AUX
                 	STI X+,'\r'
                +
0001c5 e00a     +ldi AUX , '\n'
0001c6 930d     +st X + , AUX
                 	STI X+,'\n'
                +
0001c7 e000     +ldi AUX , 0
0001c8 930c     +st X , AUX
                 	STI	X,0
                 
0001c9 9508      RET
                 
                 READ_V_BATTERY:
0001ca e036      		LDI ADC_DATA_L,ADC_BATTERY			;ELIJO EL PIN DE LA BATERA
0001cb dec5      		RCALL ADC_SELECT_INPUT				;LLAMO LA FUNCION PARA SELECCIONAR LA BATERIA
0001cc decb      		RCALL ADC_SIMPLE_CONVERSION			;LLAMO LA FUNCION PARA MEDIR
0001cd 9508      RET
                 
                 CHECK_IF_BATTERY_MINIMUM:
0001ce 9488      	CLC
0001cf 3a4a      	CPI		ADC_DATA_H,MIN_BATTERY_VALUE	;COMPARAR PARA VER SI HAY SUFICIENTE BATERIA PARA OPERAR
0001d0 f010      	BRCS	_INDICATE_BATTERY_LOW						;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
0001d1 d009      	RCALL INDICATE_BATTERY_OK
                 	
                 RETURN_INDICATE_BATTERY_LOW:
0001d2 9508      RET
                 
                 _INDICATE_BATTERY_LOW:
0001d3 d002      	RCALL INDICATE_BATTERY_LOW
0001d4 9408      	SEC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
0001d5 cffc      RJMP RETURN_INDICATE_BATTERY_LOW
                 
                 INDICATE_BATTERY_LOW:
                +
                +
                +.if PORTD < 0x40
0001d6 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
0001d7 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
0001d8 6100      	ORI		AUX,((1<<PIN_BATTERY_LED_OK)|(0<<PIN_BATTERY_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTD < 0x40
0001d9 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
0001da 9508      RET
                 
                 INDICATE_BATTERY_OK:
                +
                +
                +.if PORTD < 0x40
0001db b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
0001dc 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
0001dd 6800      	ORI		AUX,((0<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTD < 0x40
0001de b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
0001df 9488      	CLC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
                 .include "SOLAR_PANEL.inc"
0001e0 9508      
                 ;
                 ;							SOLAR_PANEL.inc
                 ;				
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 SOLAR_PANEL_INIT:
                +
                +
                +.if DDRC < 0x40
0001e1 b107     +in AUX , DDRC
                +.else 
                +lds AUX , DDRC
                 	INPUT AUX,DDRC
0001e2 7f0c      	ANDI AUX,(~((1<<DDC0)|(1<<DDC1)))	;Mascara para tocar los leds del panel solar
0001e3 6003      	ORI AUX,((1<<DDC0)|(1<<DDC1))
                +
                +
                +.if DDRC < 0x40
0001e4 b907     +out DDRC , AUX
                +.else 
                +sts DDRC , AUX
                 	OUTPUT DDRC,AUX
0001e5 d01f      	RCALL INDICATE_SOLAR_PANEL_LOW
                 
                 	;INICIALIZO LA INFORMACION DE LA TENSION PARA TRANSMITIR POR BLUETOOTH
                +
0001e6 e4a8     +ldi XL , LOW ( V_SOLAR_PANEL_DATA )
0001e7 e0b1     +ldi XH , HIGH ( V_SOLAR_PANEL_DATA )
                 	LDIW X,V_SOLAR_PANEL_DATA
                +
0001e8 e300     +ldi AUX , '0'
0001e9 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001ea e300     +ldi AUX , '0'
0001eb 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001ec e20e     +ldi AUX , '.'
0001ed 930d     +st X + , AUX
                 	STI	X+,'.'
                +
0001ee e300     +ldi AUX , '0'
0001ef 930d     +st X + , AUX
                 	STI	X+,'0'
                +
0001f0 e506     +ldi AUX , 'V'
0001f1 930d     +st X + , AUX
                 	STI	X+,'V'
                +
0001f2 e00d     +ldi AUX , '\r'
0001f3 930d     +st X + , AUX
                 	STI X+,'\r'
                +
0001f4 e00a     +ldi AUX , '\n'
0001f5 930d     +st X + , AUX
                 	STI X+,'\n'
                +
0001f6 e000     +ldi AUX , 0
0001f7 930c     +st X , AUX
                 	STI	X,0
                 
0001f8 9508      RET
                 
                 READ_V_SOLAR_PANEL:
                 ;RECIBE: NADA
                 ;DEVUELVE: TENSION DEL PANEL EN ADC_DATA_H
0001f9 e037      	LDI ADC_DATA_L,ADC_SOLAR_PANEL			;ELIJO EL PIN DEL PANEL SOLAR
0001fa de96      	RCALL ADC_SELECT_INPUT					;LLAMO LA FUNCION PARA SELECCIONAR EL PANEL SOLAR
0001fb de9c      	RCALL ADC_SIMPLE_CONVERSION				;LLAMO LA FUNCION PARA MEDIR
0001fc 9508      RET
                 
                 CHECK_IF_SOLAR_PANEL_MINIMUM:
0001fd 9488      	CLC
0001fe 3342      	CPI		ADC_DATA_H,MIN_SOLAR_PANEL_VALUE	;COMPARAR PARA VER SI HAY SUFICIENTE BATERIA PARA OPERAR
0001ff f010      	BRCS	_INDICATE_SOLAR_PANEL_LOW						;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
000200 d009      	RCALL INDICATE_SOLAR_PANEL_OK
                 	
                 RETURN_INDICATE_SOLAR_PANEL_LOW:
000201 9508      RET
                 
                 _INDICATE_SOLAR_PANEL_LOW:
000202 d002      	RCALL INDICATE_SOLAR_PANEL_LOW
000203 9408      	SEC										;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
000204 cffc      RJMP RETURN_INDICATE_SOLAR_PANEL_LOW
                 
                 INDICATE_SOLAR_PANEL_LOW:
                +
                +
                +.if PORTC < 0x40
000205 b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
000206 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
000207 6002      	ORI		AUX,((1<<PIN_SOLAR_PANEL_LED_OK)|(0<<PIN_SOLAR_PANEL_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTC < 0x40
000208 b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
000209 9508      RET
                 
                 INDICATE_SOLAR_PANEL_OK:
                +
                +
                +.if PORTC < 0x40
00020a b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
00020b 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
00020c 6001      	ORI		AUX,((0<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTC < 0x40
00020d b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
00020e 9488      	CLC										;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
00020f 9508      RET
                 
                 
                 
                 
                 ORIENTATE_SOLAR_PANEL:
                 ;YA ESTAN LOS PROMEDIOS DE LOS LDR Y HAY QUE COMPARAR Y MOVER EL PANEL.
                 ;PRIMERO EN ASIMUT, LUEGO EN ELEVACION.
000210 94f8      	CLI	;DESHABILITO LAS INTERRUPCIONES GLOBALES
                 
                 	;COMPARAR_NO_NE:
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000211 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
000213 9110 0171+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
000215 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
000216 f100      		BRLO _MOTOR_AZIMUT_LEFT
                 	RETURN_MOTOR_AZIMUT_LEFT:
                 		
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000217 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
000219 9110 0171+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
00021b 1710      		CP AUX1,AUX
00021c f0e0      		BRLO _MOTOR_AZIMUT_RIGHT
                 	RETURN_MOTOR_AZIMUT_RIGHT:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
00021d 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
00021f 9110 0171+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
000221 1701      		CP AUX,AUX1
000222 f0c1      		BREQ _MOTOR_AZIMUT_OFF
                 	RETURN_MOTOR_AZIMUT_OFF:
                 
                 	;COMPARAR_NO_SO:
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000223 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
000225 9110 0173+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
000227 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
000228 f0a0      		BRLO _MOTOR_ELEVATION_UP
                 	RETURN_MOTOR_ELEVATION_UP:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000229 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
00022b 9110 0173+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
00022d 1710      		CP AUX1,AUX
00022e f080      		BRLO _MOTOR_ELEVATION_DOWN
                 	RETURN_MOTOR_ELEVATION_DOWN:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
00022f 9100 0170+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
000231 9110 0173+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
000233 1701      		CP AUX,AUX1
000234 f061      		BREQ _MOTOR_ELEVATION_OFF
                 	RETURN_MOTOR_ELEVATION_OFF:
                 
000235 9478      	SEI	;HABILITO LAS INTERRUPCIONES GLOBALES
000236 9508      RET
                 
                 _MOTOR_AZIMUT_LEFT:
000237 d172      RCALL MOTOR_AZIMUT_LEFT
000238 cfde      RJMP RETURN_MOTOR_AZIMUT_LEFT
                 
                 _MOTOR_AZIMUT_RIGHT:
000239 d17b      RCALL MOTOR_AZIMUT_RIGHT
00023a cfe2      RJMP RETURN_MOTOR_AZIMUT_RIGHT
                 
                 _MOTOR_AZIMUT_OFF:
00023b d184      RCALL MOTORS_OFF
00023c cfe6      RJMP RETURN_MOTOR_AZIMUT_OFF
                 
                 _MOTOR_ELEVATION_UP:
00023d d156      RCALL MOTOR_ELEVATION_UP
00023e cfea      RJMP RETURN_MOTOR_ELEVATION_UP
                 
                 _MOTOR_ELEVATION_DOWN:
00023f d15f      RCALL MOTOR_ELEVATION_DOWN
000240 cfee      RJMP RETURN_MOTOR_ELEVATION_DOWN
                 
                 _MOTOR_ELEVATION_OFF:
000241 d17e      RCALL MOTORS_OFF
000242 cff2      RJMP RETURN_MOTOR_ELEVATION_OFF
                 
                 
                 VPANEL_TO_BT:
                +
000243 e4a8     +ldi XL , LOW ( V_SOLAR_PANEL_DATA )
000244 e0b1     +ldi XH , HIGH ( V_SOLAR_PANEL_DATA )
                 						LDIW X,V_SOLAR_PANEL_DATA	;Apunto a la seccin de memoria donde se guarda la tensin a panel a transmitir
                +
000245 e3e0     +ldi ZL , LOW ( VPANEL_FIRST_DIG_TABLE * 2 )
000246 e0f8     +ldi ZH , HIGH ( VPANEL_FIRST_DIG_TABLE * 2 )
                 						LDIW Z,VPANEL_FIRST_DIG_TABLE*2
000247 3840      VPANEL_SEC_DIGIT:		CPI ADC_DATA_H,128
000248 f438      						BRSH VPANEL_SEC_DIGIT_ONE
                +
000249 e300     +ldi AUX , 48 + 0
00024a 930d     +st X + , AUX
                 						STI X+,48+0					;Pongo un 0 ASCII en RAM ES LO MISMO QUE STI X+,'0'???
00024b d007      VPANEL_FIRST_DIGIT:		RCALL VPANEL_FIRST_DIG_CP
                +
00024c e3e0     +ldi ZL , LOW ( VPANEL_FIRST_DIG_TABLE * 2 )
00024d e0f8     +ldi ZH , HIGH ( VPANEL_FIRST_DIG_TABLE * 2 )
                 						LDIW Z,VPANEL_FIRST_DIG_TABLE*2
                 						;STI X+,'.'					;Pongo un '.' ASCII en RAM
00024e d054      VPANEL_DECIMAL:			RCALL VPANEL_DEC_CP
                 						;STI X,'V'					;Pongo un '.' ASCII en RAM
                 						;STI X,0					;Pongo un '0' en RAM COMO FIN DE LA CADENA
00024f 9508      RET
                 
                 
                 VPANEL_SEC_DIGIT_ONE:
                +
000250 e301     +ldi AUX , 48 + 1
000251 930d     +st X + , AUX
                 				STI X+,48+1	;Pongo un 1 ASCII en RAM
000252 cff8      				RJMP VPANEL_FIRST_DIGIT
                 
                 VPANEL_FIRST_DIG_CP:
000253 304c      						CPI ADC_DATA_H,12
000254 f130      						BRLO VPANEL_FIRST_DIG_IS_0
000255 3149      						CPI ADC_DATA_H,25
000256 f140      						BRLO VPANEL_FIRST_DIG_IS_1
000257 3246      						CPI ADC_DATA_H,38
000258 f150      						BRLO VPANEL_FIRST_DIG_IS_2
000259 3343      						CPI ADC_DATA_H,51
00025a f160      						BRLO VPANEL_FIRST_DIG_IS_3
00025b 3440      						CPI ADC_DATA_H,64
00025c f170      						BRLO VPANEL_FIRST_DIG_IS_4
00025d 344c      						CPI ADC_DATA_H,76
00025e f180      						BRLO VPANEL_FIRST_DIG_IS_5
00025f 3549      						CPI ADC_DATA_H,89
000260 f190      						BRLO VPANEL_FIRST_DIG_IS_6
000261 3646      						CPI ADC_DATA_H,102
000262 f1a0      						BRLO VPANEL_FIRST_DIG_IS_7
000263 3743      						CPI ADC_DATA_H,115
000264 f1b0      						BRLO VPANEL_FIRST_DIG_IS_8
000265 374f      						CPI ADC_DATA_H,127
000266 f1c0      						BRLO VPANEL_FIRST_DIG_IS_9
000267 384d      						CPI ADC_DATA_H,141
000268 f090      						BRLO VPANEL_FIRST_DIG_IS_0
000269 3949      						CPI ADC_DATA_H,153
00026a f0a0      						BRLO VPANEL_FIRST_DIG_IS_1
00026b 3a46      						CPI ADC_DATA_H,166
00026c f0b0      						BRLO VPANEL_FIRST_DIG_IS_2
00026d 3b43      						CPI ADC_DATA_H,179
00026e f0c0      						BRLO VPANEL_FIRST_DIG_IS_3
00026f 3c40      						CPI ADC_DATA_H,192
000270 f0d0      						BRLO VPANEL_FIRST_DIG_IS_4
000271 3c4d      						CPI ADC_DATA_H,205
000272 f0e0      						BRLO VPANEL_FIRST_DIG_IS_5
000273 3d49      						CPI ADC_DATA_H,217
000274 f0f0      						BRLO VPANEL_FIRST_DIG_IS_6
000275 3e46      						CPI ADC_DATA_H,230
000276 f100      						BRLO VPANEL_FIRST_DIG_IS_7
000277 3f43      						CPI ADC_DATA_H,243
000278 f110      						BRLO VPANEL_FIRST_DIG_IS_8
000279 c025      						RJMP VPANEL_FIRST_DIG_IS_9
00027a 9508      END_VPANEL_FIRST_DIG:	RET
                 
                 VPANEL_FIRST_DIG_IS_0:
                +
00027b e300     +ldi AUX , 48 + 0
00027c 930d     +st X + , AUX
                 				STI X+,48+0	;Pongo el 0 ASCII en RAM
00027d 2700      				CLR AUX						
00027e cffb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_1:
                +
00027f e301     +ldi AUX , 48 + 1
000280 930d     +st X + , AUX
                 				STI X+,48+1	;Pongo el 1 ASCII en RAM
000281 e001      				LDI AUX,1									;	PQ LDI DESPS DE STI????????
000282 cff7      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_2:
                +
000283 e302     +ldi AUX , 48 + 2
000284 930d     +st X + , AUX
                 				STI X+,48+2	;Pongo el 2 ASCII en RAM
000285 e002      				LDI AUX,2
000286 cff3      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_3:
                +
000287 e303     +ldi AUX , 48 + 3
000288 930d     +st X + , AUX
                 				STI X+,48+3	;Pongo el 3 ASCII en RAM
000289 e003      				LDI AUX,3
00028a cfef      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_4:
                +
00028b e304     +ldi AUX , 48 + 4
00028c 930d     +st X + , AUX
                 				STI X+,48+4	;Pongo el 4 ASCII en RAM
00028d e004      				LDI AUX,4
00028e cfeb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_5:
                +
00028f e305     +ldi AUX , 48 + 5
000290 930d     +st X + , AUX
                 				STI X+,48+5	;Pongo el 5 ASCII en RAM
000291 e005      				LDI AUX,5
000292 cfe7      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_6:
                +
000293 e306     +ldi AUX , 48 + 6
000294 930d     +st X + , AUX
                 				STI X+,48+6	;Pongo el 6 ASCII en RAM
000295 e006      				LDI AUX,6
000296 cfe3      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_7:
                +
000297 e307     +ldi AUX , 48 + 7
000298 930d     +st X + , AUX
                 				STI X+,48+7	;Pongo el 7 ASCII en RAM
000299 e007      				LDI AUX,7
00029a cfdf      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_8:
                +
00029b e308     +ldi AUX , 48 + 8
00029c 930d     +st X + , AUX
                 				STI X+,48+8	;Pongo el 8 ASCII en RAM
00029d e008      				LDI AUX,8
00029e cfdb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_9:
                +
00029f e309     +ldi AUX , 48 + 9
0002a0 930d     +st X + , AUX
                 				STI X+,48+9	;Pongo el 9 ASCII en RAM
0002a1 e009      				LDI AUX,9
0002a2 cfd7      				RJMP END_VPANEL_FIRST_DIG
                 
                +
                +
                +
                +
0002a3 930f     +PUSH AUX
0002a4 0fe0     +ADD ZL , AUX
0002a5 f41b     +BRVC NO_POINTER_OV
0002a6 95f3     +INC ZH
0002a7 1b0e     +SUB AUX , ZL
0002a8 2f0e     +MOV AUX , ZL
0002a9 0000     +NO_POINTER_OV : NOP
                 VPANEL_DEC_CP:	ADDP Z,AUX
0002aa 9104      				LPM AUX,Z
0002ab 1b04      				SUB AUX,ADC_DATA_H
                +
0002ac e4e4     +ldi ZL , LOW ( VPANEL_DEC_TABLE * 2 )
0002ad e0f8     +ldi ZH , HIGH ( VPANEL_DEC_TABLE * 2 )
                 				LDIW Z,VPANEL_DEC_TABLE*2
                +
                +
                +
                +
0002ae 930f     +PUSH AUX
0002af 0fe0     +ADD ZL , AUX
0002b0 f41b     +BRVC NO_POINTER_OV
0002b1 95f3     +INC ZH
0002b2 1b0e     +SUB AUX , ZL
0002b3 2f0e     +MOV AUX , ZL
0002b4 0000     +NO_POINTER_OV : NOP
                 				ADDP Z,AUX
0002b5 9104      				LPM AUX,Z
                +
                +
                +
                +
0002b6 e370     +LDI AUX4 , 48
0002b7 0f17     +ADD AUX1 , AUX4
                 				ADDI AUX1,48
0002b8 931c      				ST X,AUX1	;El ASCII del nmero en AUX.
0002b9 9508      RET
                 .include "LDRS.inc"
                 
                 ;
                 ;						HEADER DE LOS LDR'S
                 ;			NO USAR EL ADC5 PARA COMPARAR! FUERA DE ESCALA
                 ;------------------------------------------------------------------
                 .CSEG
                 
                 LDRS_INIT:
0002ba d026      		RCALL LDRS_POINTERS_RESET
0002bb 2744      LOOP:	CLR ADC_DATA_H
                +
                +
                +
                +
                +
0002bc 2de2     +MOV ZL , LDR_NO_LOW
0002bd 2df3     +MOV ZH , LDR_NO_HIGH
0002be 9341     +ST Z + , ADC_DATA_H
0002bf 2e2e     +MOV LDR_NO_LOW , ZL
0002c0 2e3f     +MOV LDR_NO_HIGH , ZH
                 		SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0002c1 2deb     +MOV ZL , LDR_SO_LOW
0002c2 2dfc     +MOV ZH , LDR_SO_HIGH
0002c3 9341     +ST Z + , ADC_DATA_H
0002c4 2ebe     +MOV LDR_SO_LOW , ZL
0002c5 2ecf     +MOV LDR_SO_HIGH , ZH
                 		SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0002c6 2de6     +MOV ZL , LDR_SE_LOW
0002c7 2df7     +MOV ZH , LDR_SE_HIGH
0002c8 9341     +ST Z + , ADC_DATA_H
0002c9 2e6e     +MOV LDR_SE_LOW , ZL
0002ca 2e7f     +MOV LDR_SE_HIGH , ZH
                 		SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0002cb 2de4     +MOV ZL , LDR_NE_LOW
0002cc 2df5     +MOV ZH , LDR_NE_HIGH
0002cd 9341     +ST Z + , ADC_DATA_H
0002ce 2e4e     +MOV LDR_NE_LOW , ZL
0002cf 2e5f     +MOV LDR_NE_HIGH , ZH
                 		SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0002d0 9100 0177+.else 
                +lds AUX , COUNTER
                 		INPUT AUX,COUNTER
0002d2 9503      		INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0002d3 9300 0177+.else 
                +sts COUNTER , AUX
                 		OUTPUT COUNTER,AUX
0002d5 3008      		CPI AUX,CANT_SAMPLES			;CHEQUEAR QUE NO ESTE HACIENDO UNO DE MENOS
0002d6 f320      		BRLO LOOP
0002d7 d009      		RCALL LDRS_POINTERS_RESET
                 
                +
0002d8 e7a4     +ldi XL , LOW ( auxiliar_para_probar )
0002d9 e0b1     +ldi XH , HIGH ( auxiliar_para_probar )
                 		LDIW	X,auxiliar_para_probar
                +
0002da e00d     +ldi AUX , '\r'
0002db 930d     +st X + , AUX
                 		STI		X+,'\r'
                +
0002dc e00a     +ldi AUX , '\n'
0002dd 930d     +st X + , AUX
                 		STI		X+,'\n'
                +
0002de e000     +ldi AUX , 0
0002df 930c     +st X , AUX
                 		STI		X,0
0002e0 9508      RET
                 
                 LDRS_POINTERS_RESET:
                +
0002e1 e500     +ldi AUX , LOW ( LDR_NO_BUFFER )
0002e2 2e20     +mov LDR_NO_LOW , AUX
                 	MOVI LDR_NO_LOW,LOW(LDR_NO_BUFFER)
                +
0002e3 e001     +ldi AUX , HIGH ( LDR_NO_BUFFER )
0002e4 2e30     +mov LDR_NO_HIGH , AUX
                 	MOVI LDR_NO_HIGH,HIGH(LDR_NO_BUFFER)
                 
                +
0002e5 e508     +ldi AUX , LOW ( LDR_NE_BUFFER )
0002e6 2e40     +mov LDR_NE_LOW , AUX
                 	MOVI LDR_NE_LOW,LOW(LDR_NE_BUFFER)
                +
0002e7 e001     +ldi AUX , HIGH ( LDR_NE_BUFFER )
0002e8 2e50     +mov LDR_NE_HIGH , AUX
                 	MOVI LDR_NE_HIGH,HIGH(LDR_NE_BUFFER)
                 
                +
0002e9 e600     +ldi AUX , LOW ( LDR_SE_BUFFER )
0002ea 2e60     +mov LDR_SE_LOW , AUX
                 	MOVI LDR_SE_LOW,LOW(LDR_SE_BUFFER)
                +
0002eb e001     +ldi AUX , HIGH ( LDR_SE_BUFFER )
0002ec 2e70     +mov LDR_SE_HIGH , AUX
                 	MOVI LDR_SE_HIGH,HIGH(LDR_SE_BUFFER)
                 
                +
0002ed e608     +ldi AUX , LOW ( LDR_SO_BUFFER )
0002ee 2eb0     +mov LDR_SO_LOW , AUX
                 	MOVI LDR_SO_LOW,LOW(LDR_SO_BUFFER)
                +
0002ef e001     +ldi AUX , HIGH ( LDR_SO_BUFFER )
0002f0 2ec0     +mov LDR_SO_HIGH , AUX
                 	MOVI LDR_SO_HIGH,HIGH(LDR_SO_BUFFER)
                 
0002f1 2700      	CLR AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0002f2 9300 0177+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
0002f4 9508      RET
                 
                 LDRS_READ:
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0002f5 9100 0177+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER			;CHEQUEO QUE SEA MENOR A CANT_SAMPLES. SI ES MAYOR, RESETEO LOS PUNTEROS. [EL BUFFER ESTA LLENO, SACO LA PRIMER MUESTRA].
0002f7 3008      	CPI AUX,CANT_SAMPLES
0002f8 f0f1      	BREQ _LDRS_POINTERS_RESET
                 LDRS_POINTERS_RESET_RETURN:
                 
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0002f9 9100 0177+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER
0002fb 9503      		INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0002fc 9300 0177+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
                 
0002fe d074      	RCALL READ_LDR_NO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0002ff 2de2     +MOV ZL , LDR_NO_LOW
000300 2df3     +MOV ZH , LDR_NO_HIGH
000301 9341     +ST Z + , ADC_DATA_H
000302 2e2e     +MOV LDR_NO_LOW , ZL
000303 2e3f     +MOV LDR_NO_HIGH , ZH
                 	SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
000304 d07a      	RCALL READ_LDR_NE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
000305 2de4     +MOV ZL , LDR_NE_LOW
000306 2df5     +MOV ZH , LDR_NE_HIGH
000307 9341     +ST Z + , ADC_DATA_H
000308 2e4e     +MOV LDR_NE_LOW , ZL
000309 2e5f     +MOV LDR_NE_HIGH , ZH
                 	SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
00030a d070      	RCALL READ_LDR_SE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
00030b 2de6     +MOV ZL , LDR_SE_LOW
00030c 2df7     +MOV ZH , LDR_SE_HIGH
00030d 9341     +ST Z + , ADC_DATA_H
00030e 2e6e     +MOV LDR_SE_LOW , ZL
00030f 2e7f     +MOV LDR_SE_HIGH , ZH
                 	SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
000310 d066      	RCALL READ_LDR_SO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
000311 2deb     +MOV ZL , LDR_SO_LOW
000312 2dfc     +MOV ZH , LDR_SO_HIGH
000313 9341     +ST Z + , ADC_DATA_H
000314 2ebe     +MOV LDR_SO_LOW , ZL
000315 2ecf     +MOV LDR_SO_HIGH , ZH
                 	SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
000316 9508      RET
                 
                 _LDRS_POINTERS_RESET:
000317 dfc9      	RCALL LDRS_POINTERS_RESET
000318 cfe0      RJMP LDRS_POINTERS_RESET_RETURN
                 
                 LDRS_MEAN:
                 ;OBS: PARA HACER EL PROMEDIO NO IMPORTA SI NO SE TOMARON CANT_SAMPLES, EL BUFFER ESTA INICIALIZADO CON CERO.
                 
000319 e008      	LDI	AUX,CANT_SAMPLES					;VECTMEAN NECESITA LA CANTIDAD DE LAS MUESTRAS
                 
                +
00031a e5e0     +ldi ZL , LOW ( LDR_NO_BUFFER )
00031b e0f1     +ldi ZH , HIGH ( LDR_NO_BUFFER )
                 	LDIW Z,LDR_NO_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
00031c 930f     +PUSH AUX
00031d 9161     +LD AUX3 , Z +
00031e 2711     +CLR AUX1
00031f 950a     +DEC AUX
000320 2722     +CLR AUX2
                +loop_mean :
000321 94b8     +CLV
000322 9171     +LD AUX4 , Z +
000323 0f67     +ADD AUX3 , AUX4
000324 1f12     +ADC AUX1 , AUX2
000325 950a     +DEC AUX
000326 f7d1     +BRNE loop_mean
000327 e023     +LDI AUX2 , 3
                +division :
000328 9516     +LSR AUX1
000329 9567     +ROR AUX3
00032a 952a     +DEC AUX2
00032b f7e1     +BRNE division
00032c 2f16     +MOV AUX1 , AUX3
00032d 910f     +POP AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +out LDR_NO_MEAN , AUX1
00032e 9310 0170+.else 
                +sts LDR_NO_MEAN , AUX1
                 	OUTPUT LDR_NO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
000330 e5e8     +ldi ZL , LOW ( LDR_NE_BUFFER )
000331 e0f1     +ldi ZH , HIGH ( LDR_NE_BUFFER )
                 	LDIW Z,LDR_NE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
000332 930f     +PUSH AUX
000333 9161     +LD AUX3 , Z +
000334 2711     +CLR AUX1
000335 950a     +DEC AUX
000336 2722     +CLR AUX2
                +loop_mean :
000337 94b8     +CLV
000338 9171     +LD AUX4 , Z +
000339 0f67     +ADD AUX3 , AUX4
00033a 1f12     +ADC AUX1 , AUX2
00033b 950a     +DEC AUX
00033c f7d1     +BRNE loop_mean
00033d e023     +LDI AUX2 , 3
                +division :
00033e 9516     +LSR AUX1
00033f 9567     +ROR AUX3
000340 952a     +DEC AUX2
000341 f7e1     +BRNE division
000342 2f16     +MOV AUX1 , AUX3
000343 910f     +POP AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +out LDR_NE_MEAN , AUX1
000344 9310 0171+.else 
                +sts LDR_NE_MEAN , AUX1
                 	OUTPUT LDR_NE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
000346 e6e0     +ldi ZL , LOW ( LDR_SE_BUFFER )
000347 e0f1     +ldi ZH , HIGH ( LDR_SE_BUFFER )
                 	LDIW Z,LDR_SE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
000348 930f     +PUSH AUX
000349 9161     +LD AUX3 , Z +
00034a 2711     +CLR AUX1
00034b 950a     +DEC AUX
00034c 2722     +CLR AUX2
                +loop_mean :
00034d 94b8     +CLV
00034e 9171     +LD AUX4 , Z +
00034f 0f67     +ADD AUX3 , AUX4
000350 1f12     +ADC AUX1 , AUX2
000351 950a     +DEC AUX
000352 f7d1     +BRNE loop_mean
000353 e023     +LDI AUX2 , 3
                +division :
000354 9516     +LSR AUX1
000355 9567     +ROR AUX3
000356 952a     +DEC AUX2
000357 f7e1     +BRNE division
000358 2f16     +MOV AUX1 , AUX3
000359 910f     +POP AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SE_MEAN < 0x40
                +out LDR_SE_MEAN , AUX1
00035a 9310 0172+.else 
                +sts LDR_SE_MEAN , AUX1
                 	OUTPUT LDR_SE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
00035c e6e8     +ldi ZL , LOW ( LDR_SO_BUFFER )
00035d e0f1     +ldi ZH , HIGH ( LDR_SO_BUFFER )
                 	LDIW Z,LDR_SO_BUFFER					;UBICO EL LDR_SO EN UN PUNTERO.
                +
00035e 930f     +PUSH AUX
00035f 9161     +LD AUX3 , Z +
000360 2711     +CLR AUX1
000361 950a     +DEC AUX
000362 2722     +CLR AUX2
                +loop_mean :
000363 94b8     +CLV
000364 9171     +LD AUX4 , Z +
000365 0f67     +ADD AUX3 , AUX4
000366 1f12     +ADC AUX1 , AUX2
000367 950a     +DEC AUX
000368 f7d1     +BRNE loop_mean
000369 e023     +LDI AUX2 , 3
                +division :
00036a 9516     +LSR AUX1
00036b 9567     +ROR AUX3
00036c 952a     +DEC AUX2
00036d f7e1     +BRNE division
00036e 2f16     +MOV AUX1 , AUX3
00036f 910f     +POP AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +out LDR_SO_MEAN , AUX1
000370 9310 0173+.else 
                +sts LDR_SO_MEAN , AUX1
                 	OUTPUT LDR_SO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
000372 9508      RET	
                 
                 
                 
                 
                 READ_LDR_NO:
000373 e032      	LDI ADC_DATA_L,LDR_NO
000374 dd1c      	RCALL ADC_SELECT_INPUT
000375 dd22      	RCALL ADC_SIMPLE_CONVERSION
000376 9508      RET
                 
                 READ_LDR_SO:
000377 e034      	LDI ADC_DATA_L,LDR_SO
000378 dd18      	RCALL ADC_SELECT_INPUT
000379 dd1e      	RCALL ADC_SIMPLE_CONVERSION
00037a 9508      RET
                 
                 READ_LDR_SE:
00037b e035      	LDI ADC_DATA_L,LDR_SE
00037c dd14      	RCALL ADC_SELECT_INPUT
00037d dd1a      	RCALL ADC_SIMPLE_CONVERSION
00037e 9508      RET
                 
                 READ_LDR_NE:
00037f e033      	LDI ADC_DATA_L,LDR_NE
000380 dd10      	RCALL ADC_SELECT_INPUT
000381 dd16      	RCALL ADC_SIMPLE_CONVERSION
                 .include "MOTORS.inc"
000382 9508      
                 ;
                 ;							MOTORS.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 MOTORS_INIT:
                +
                +
                +.if DDRD < 0x40
000383 b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 	INPUT AUX,DDRD
000384 790f      	ANDI AUX,(~((1<<DDD5)|(1<<DDD6)))
000385 6600      	ORI AUX,((1<<DDD5)|(1<<DDD6))
                +
                +
                +.if DDRD < 0x40
000386 b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 	OUTPUT DDRD,AUX
                 
                +
                +
                +.if PORTD < 0x40
000387 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
000388 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
                +
                +
                +.if PORTD < 0x40
000389 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
00038a 2700      	CLR	AUX
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
00038b 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
                +
                +
                +.if OCR1AH < 0x40
                +out OCR1AH , AUX
00038d 9300 0089+.else 
                +sts OCR1AH , AUX
                 	OUTPUT	OCR1AH,AUX
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
00038f 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                +
                +
                +.if OCR1BH < 0x40
                +out OCR1BH , AUX
000391 9300 008b+.else 
                +sts OCR1BH , AUX
                 	OUTPUT	OCR1BH,AUX
000393 9508      RET
                 
                 MOTOR_ELEVATION_UP:
                 ;SETEO MOT_1 Y MOT_2
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
                +
                +
                +.if PORTD < 0x40
000394 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
000395 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
000396 6400      	ORI AUX,((0<<MOT_1)|(1<<MOT_2))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTD < 0x40
000397 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
000398 2700      	CLR	AUX
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
000399 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                 
00039b ea0a      	LDI	AUX,170
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
00039c 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
00039e 9508      RET
                 
                 MOTOR_ELEVATION_DOWN:
                 ;SETEO MOT_1 Y MOT_2
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
                +
                +
                +.if PORTD < 0x40
00039f b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
0003a0 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
0003a1 6200      	ORI AUX,((1<<MOT_1)|(0<<MOT_2))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTD < 0x40
0003a2 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
0003a3 2700      	CLR	AUX
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
0003a4 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                 
0003a6 ea0a      	LDI	AUX,170
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
0003a7 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
0003a9 9508      RET
                 
                 MOTOR_AZIMUT_LEFT:
                 ;SETEO MOT_1 Y MOT_2
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
                +
                +
                +.if PORTD < 0x40
0003aa b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
0003ab 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
0003ac 6200      	ORI AUX,((1<<MOT_1)|(0<<MOT_2))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTD < 0x40
0003ad b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
0003ae 2700      	CLR	AUX
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
0003af 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
                 
0003b1 ea0a      	LDI	AUX,170
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
0003b2 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
0003b4 9508      RET
                 
                 MOTOR_AZIMUT_RIGHT:
                 ;SETEO MOT_1 Y MOT_2
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
                +
                +
                +.if PORTD < 0x40
0003b5 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
0003b6 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
0003b7 6400      	ORI AUX,((0<<MOT_1)|(1<<MOT_2))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTD < 0x40
0003b8 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
0003b9 2700      	CLR	AUX
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
0003ba 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
                 
0003bc ea0a      	LDI	AUX,170
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
0003bd 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                 
0003bf 9508      RET
                 
                 MOTORS_OFF:
                 ;SETEO MOT_1 Y MOT_2
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
0003c0 2700      	CLR	AUX
                +
                +
                +.if OCR1AL < 0x40
                +out OCR1AL , AUX
0003c1 9300 0088+.else 
                +sts OCR1AL , AUX
                 	OUTPUT	OCR1AL,AUX
                +
                +
                +.if OCR1BL < 0x40
                +out OCR1BL , AUX
0003c3 9300 008a+.else 
                +sts OCR1BL , AUX
                 	OUTPUT	OCR1BL,AUX
                 
                +
                +
                +.if PORTD < 0x40
0003c5 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
0003c6 790f      	ANDI AUX,(~((1<<MOT_1)|(1<<MOT_2)))
0003c7 6000      	ORI AUX,((0<<MOT_1)|(0<<MOT_2))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTD < 0x40
0003c8 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 .include "MESSAGES.inc"
0003c9 9508      
                 ;MENSAJES EN ROM
0003ca 4f53
0003cb 414c
0003cc 2052
0003cd 5254
0003ce 4341
0003cf 454b
0003d0 0d52
0003d1 480a
0003d2 4341
0003d3 4549
0003d4 444e
0003d5 204f
0003d6 4c45
0003d7 4620
0003d8 5455
0003d9 5255
0003da 0d4f
0003db 000a      MSJ_PROJECT_NAME:			.DB	"SOLAR TRACKER",'\r','\n',"HACIENDO EL FUTURO",'\r','\n',0
0003dc 414c
0003dd 5420
0003de 4e45
0003df 4953
0003e0 4e4f
0003e1 4420
0003e2 2045
0003e3 414c
0003e4 4220
0003e5 5441
0003e6 5245
0003e7 4149
0003e8 4520
0003e9 3a53
0003ea 0020      MSJ_V_BAT:					.DB	"LA TENSION DE LA BATERIA ES: ",0
0003eb 414c
0003ec 5420
0003ed 4e45
0003ee 4953
0003ef 4e4f
0003f0 4420
0003f1 4c45
0003f2 5020
0003f3 4e41
0003f4 4c45
0003f5 4520
0003f6 3a53
0003f7 0020      MSJ_V_PANEL:				.DB "LA TENSION DEL PANEL ES: ",0
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc(6): warning: .cseg .db misalignment - padding zero byte
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(234): 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc' included form here
0003f8 0000      MSJ_V_LDRS:					.DB 0
0003f9 414c
0003fa 4220
0003fb 5441
0003fc 5245
0003fd 4149
0003fe 4520
0003ff 5453
000400 2041
000401 4544
000402 4353
000403 4e4f
000404 4345
000405 4154
000406 4144
000407 0d21
000408 000a      MSJ_DISCONNECTED_BATTERY:	.DB "LA BATERIA ESTA DESCONECTADA!",'\r','\n',0
000409 4c45
00040a 5020
00040b 4e41
00040c 4c45
00040d 4520
00040e 5453
00040f 2041
000410 4544
000411 4353
000412 4e4f
000413 4345
000414 4154
000415 4f44
000416 0d21
000417 000a      MSJ_DISCONNECTED_PANEL:		.DB "EL PANEL ESTA DESCONECTADO!",'\r','\n',0
                 
000418 190c
000419 3326
00041a 4c40
00041b 6659
00041c 7f73
00041d 998d
00041e b3a6
00041f cdc0
000420 e6d9
000421 fff3      VPANEL_FIRST_DIG_TABLE:	.DB	12,25,38,51,64,76,89,102,115,127,141,153,166,179,192,205,217,230,243,255
000422 0100
000423 0302
000424 0403
000425 0605
000426 0807
000427 0908      VPANEL_DEC_TABLE: .DB 0,1,2,3,3,4,5,6,7,8,8,9


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega88" register use summary:
r0 :   0 r1 :   0 r2 :   5 r3 :   5 r4 :   5 r5 :   5 r6 :   5 r7 :   5 
r8 :   5 r9 :   1 r10:   6 r11:   5 r12:   5 r13:   0 r14:   0 r15:   0 
r16: 322 r17:  40 r18:  24 r19:  22 r20:  39 r21:  12 r22:  16 r23:  10 
r24:   0 r25:   0 r26:  25 r27:  21 r28:   3 r29:   3 r30:  38 r31:  34 
x  :  37 y  :   1 z  :  20 
Registers used: 28 out of 35 (80.0%)

"ATmega88" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :   7 adiw  :   0 and   :   0 
andi  :  21 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   2 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  32 brlt  :   0 brmi  :   0 
brne  :  19 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   2 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 cbr   :   1 clc   :   4 
clh   :   0 cli   :   1 cln   :   0 clr   :  22 cls   :   0 clt   :   0 
clv   :   4 clz   :   0 com   :   0 cp    :   6 cpc   :   0 cpi   :  40 
cpse  :   0 dec   :  22 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  17 inc   :   7 ld    :  10 ldd   :   0 
ldi   : 138 lds   :  30 lpm   :   6 lsl   :   0 lsr   :   4 mov   :  48 
movw  :   4 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   3 
or    :   1 ori   :  18 out   :  19 pop   :  26 push  :  28 rcall :  88 
ret   :  45 reti  :   4 rjmp  :  47 rol   :   0 ror   :   4 sbc   :   0 
sbci  :   0 sbi   :   4 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   2 
sbrc  :   1 sbrs  :   0 sec   :   2 seh   :   0 sei   :   3 sen   :   0 
ser   :   1 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  44 std   :   0 sts   :  51 sub   :   3 subi  :   0 
swap  :   0 tst   :   5 wdr   :   0 
Instructions used: 48 out of 111 (43.2%)

"ATmega88" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000850   1898    188   2086    8192  25.5%
[.dseg] 0x000100 0x00017a      0    122    122    1024  11.9%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 1 warnings
