Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Sep 03 04:02:42 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.twr spin_clock_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock my_pll/lscc_pll_inst/osc_clk
        2.2  Clock sys_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "my_pll/lscc_pll_inst/osc_clk"
=======================
create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          49.773 ns |         20.091 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.2622%

3.1.2  Timing Errors
---------------------
Timing Errors: 565 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 8426.660 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {my_pll/lscc_pll_ins                                                                                                    
t/osc_clk} -period 20.8333333333333 [ge                                                                                                    
t_nets osc_clk]                         |    -----    |    -----    |   ---- |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {sys_clk}                                                                                                     
-source [get_pins {my_pll/lscc_pll_inst                                                                                                    
/u_PLL_B/REFERENCECLK}] -multiply_by 11                                                                                                    
 -divide_by 16 [get_pins {my_pll/lscc_p                                                                                                    
ll_inst/u_PLL_B/OUTCORE }]              |   30.303 ns |  -19.470 ns |   14   |   49.774 ns |  20.091 MHz |      1494      |       565      
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/data_Z[199].ff_inst/D               |  -19.471 ns 
tlc0/data_Z[198].ff_inst/D               |  -19.140 ns 
tlc0/data_Z[169].ff_inst/D               |  -19.110 ns 
tlc0/data_Z[246].ff_inst/D               |  -19.019 ns 
tlc0/data_Z[204].ff_inst/D               |  -18.859 ns 
tlc0/data_Z[172].ff_inst/D               |  -18.727 ns 
tlc0/data_Z[535].ff_inst/D               |  -18.622 ns 
tlc0/data_Z[470].ff_inst/D               |  -18.568 ns 
tlc0/data_Z[224].ff_inst/D               |  -18.530 ns 
tlc0/data_Z[182].ff_inst/D               |  -18.462 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         565 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {my_pll/lscc_pll_ins                                                                                                    
t/osc_clk} -period 20.8333333333333 [ge                                                                                                    
t_nets osc_clk]                         |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {sys_clk}                                                                                                     
-source [get_pins {my_pll/lscc_pll_inst                                                                                                    
/u_PLL_B/REFERENCECLK}] -multiply_by 11                                                                                                    
 -divide_by 16 [get_pins {my_pll/lscc_p                                                                                                    
ll_inst/u_PLL_B/OUTCORE }]              |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |      1494      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
write_counter_Z[12].ff_inst/D            |    3.112 ns 
write_counter_Z[6].ff_inst/D             |    3.112 ns 
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.empty_r.ff_inst/D              
                                         |    3.112 ns 
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/D              
                                         |    3.112 ns 
tlc0/fifo_rd.ff_inst/D                   |    3.112 ns 
tlc0/fifo_counter_Z[0].ff_inst/D         |    3.112 ns 
tlc0/fifo_counter_Z[6].ff_inst/D         |    3.112 ns 
tlc0/fifo_counter_Z[4].ff_inst/D         |    3.112 ns 
tlc0/fifo_counter_Z[3].ff_inst/D         |    3.112 ns 
tlc0/color_bit_counter_Z[2].ff_inst/D    |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
busy_o_pi_Z.ff_inst/Q                   |          No required time
tlc0/lat.ff_inst/Q                      |          No required time
tlc0/sout_e_0.ff_inst/Q                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
color_fifo/lscc_fifo_dc_inst/sync_wr_controller.full_r.ff_inst/SR                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/afull_flag_impl.sync.afull_flag_r.ff_inst/SR                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/aempty_flag_impl.sync.aempty_flag_r.ff_inst/SR                           
                                        |           No arrival time
busy_o_pi_Z.ff_inst/SR                  |           No arrival time
{smi_cdc_0__Z[9].ff_inst/SR   smi_cdc_0__Z[10].ff_inst/SR}                           
                                        |           No arrival time
{smi_cdc_1__Z[9].ff_inst/SR   smi_cdc_1__Z[10].ff_inst/SR}                           
                                        |           No arrival time
{smi_cdc_2_[9].ff_inst/SR   smi_cdc_2_[10].ff_inst/SR}                           
                                        |           No arrival time
{color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[2].ff_inst/SR   color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[4].ff_inst/SR}                           
                                        |           No arrival time
{color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[5].ff_inst/SR   color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[6].ff_inst/SR}                           
                                        |           No arrival time
{color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[8].ff_inst/SR   color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[9].ff_inst/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       206
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_i_pi[7]                        |                     input
smi_data_i_pi[6]                        |                     input
smi_data_i_pi[5]                        |                     input
smi_data_i_pi[4]                        |                     input
smi_data_i_pi[3]                        |                     input
smi_data_i_pi[2]                        |                     input
smi_data_i_pi[1]                        |                     input
smi_data_i_pi[0]                        |                     input
smi_nwe_i_pi                            |                     input
frame_opto_i                            |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1494 endpoints scored, 565 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[199].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -19.470 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           49.575
-----------------------------------------   ------
End-of-path arrival time( ns )              69.698

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        5.391        26.905  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/Z
                                          SLICE_R6C11D    C0_TO_F0_DELAY   0.477        27.382  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[4]
                                                          NET DELAY        0.305        27.687  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/Z
                                          SLICE_R6C11D    C1_TO_F1_DELAY   0.450        28.137  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12_0
                                                          NET DELAY        4.914        33.051  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/Z
                                          SLICE_R16C4B    D0_TO_F0_DELAY   0.450        33.501  4       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]
                                                          NET DELAY        3.285        36.786  1       
tlc0/cvt_color_2_10_0_.m174_e_x0/C->tlc0/cvt_color_2_10_0_.m174_e_x0/Z
                                          SLICE_R14C5D    D1_TO_F1_DELAY   0.450        37.236  1       
tlc0/m174_e_x0                                            NET DELAY        3.285        40.521  1       
tlc0/cvt_color_2_10_0_.m174_e_ns/B->tlc0/cvt_color_2_10_0_.m174_e_ns/Z
                                          SLICE_R16C4C    D0_TO_F0_DELAY   0.450        40.971  4       
tlc0/m174_e_ns                                            NET DELAY        3.245        44.216  1       
tlc0/cvt_color_2_10_0_.m174/A->tlc0/cvt_color_2_10_0_.m174/Z
                                          SLICE_R24C4A    D0_TO_F0_DELAY   0.450        44.666  2       
tlc0/N_280_mux                                            NET DELAY        2.172        46.838  1       
tlc0/cvt_color_2_10_0_.m185_x0/B->tlc0/cvt_color_2_10_0_.m185_x0/Z
                                          SLICE_R24C3B    D0_TO_F0_DELAY   0.450        47.288  1       
tlc0/m185_x0                                              NET DELAY        2.172        49.460  1       
tlc0/cvt_color_2_10_0_.m185_ns/B->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          SLICE_R24C4B    D0_TO_F0_DELAY   0.450        49.910  1       
tlc0/m185_ns                                              NET DELAY        3.285        53.195  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          SLICE_R22C5B    D0_TO_F0_DELAY   0.477        53.672  1       
tlc0/m196_ns_1                                            NET DELAY        0.305        53.977  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          SLICE_R22C5B    C1_TO_F1_DELAY   0.477        54.454  291     
tlc0/cvt_color_2[4]                                       NET DELAY        7.337        61.791  1       
tlc0/data_RNO_2_cZ[199]/B->tlc0/data_RNO_2_cZ[199]/Z
                                          SLICE_R11C25C   A0_TO_F0_DELAY   0.450        62.241  1       
tlc0/data_RNO_2[199]                                      NET DELAY        3.245        65.486  1       
tlc0/data_RNO_1[199]/A->tlc0/data_RNO_1[199]/Z
                                          SLICE_R11C29B   D1_TO_F1_DELAY   0.450        65.936  1       
tlc0/N_6189                                               NET DELAY        3.285        69.221  1       
tlc0/data_RNO[199]/B->tlc0/data_RNO[199]/Z
                                          SLICE_R10C25D   D1_TO_F1_DELAY   0.477        69.698  1       
tlc0/data_6[199]                                          NET DELAY        0.000        69.698  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[198].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 85.1% (route), 14.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -19.139 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           49.244
-----------------------------------------   ------
End-of-path arrival time( ns )              69.367

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        5.391        26.905  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/Z
                                          SLICE_R6C11D    C0_TO_F0_DELAY   0.477        27.382  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[4]
                                                          NET DELAY        0.305        27.687  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/Z
                                          SLICE_R6C11D    C1_TO_F1_DELAY   0.450        28.137  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12_0
                                                          NET DELAY        4.914        33.051  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/Z
                                          SLICE_R16C4B    D0_TO_F0_DELAY   0.450        33.501  4       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]
                                                          NET DELAY        3.285        36.786  1       
tlc0/cvt_color_2_10_0_.m174_e_x0/C->tlc0/cvt_color_2_10_0_.m174_e_x0/Z
                                          SLICE_R14C5D    D1_TO_F1_DELAY   0.450        37.236  1       
tlc0/m174_e_x0                                            NET DELAY        3.285        40.521  1       
tlc0/cvt_color_2_10_0_.m174_e_ns/B->tlc0/cvt_color_2_10_0_.m174_e_ns/Z
                                          SLICE_R16C4C    D0_TO_F0_DELAY   0.450        40.971  4       
tlc0/m174_e_ns                                            NET DELAY        3.245        44.216  1       
tlc0/cvt_color_2_10_0_.m174/A->tlc0/cvt_color_2_10_0_.m174/Z
                                          SLICE_R24C4A    D0_TO_F0_DELAY   0.450        44.666  2       
tlc0/N_280_mux                                            NET DELAY        2.172        46.838  1       
tlc0/cvt_color_2_10_0_.m185_x0/B->tlc0/cvt_color_2_10_0_.m185_x0/Z
                                          SLICE_R24C3B    D0_TO_F0_DELAY   0.450        47.288  1       
tlc0/m185_x0                                              NET DELAY        2.172        49.460  1       
tlc0/cvt_color_2_10_0_.m185_ns/B->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          SLICE_R24C4B    D0_TO_F0_DELAY   0.450        49.910  1       
tlc0/m185_ns                                              NET DELAY        3.285        53.195  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          SLICE_R22C5B    D0_TO_F0_DELAY   0.477        53.672  1       
tlc0/m196_ns_1                                            NET DELAY        0.305        53.977  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          SLICE_R22C5B    C1_TO_F1_DELAY   0.477        54.454  291     
tlc0/cvt_color_2[4]                                       NET DELAY        6.927        61.381  1       
tlc0/data_RNO_2[198]/B->tlc0/data_RNO_2[198]/Z
                                          SLICE_R11C25C   D1_TO_F1_DELAY   0.450        61.831  1       
tlc0/N_6165                                               NET DELAY        3.364        65.195  1       
tlc0/data_RNO_1[198]/A->tlc0/data_RNO_1[198]/Z
                                          SLICE_R10C31C   D1_TO_F1_DELAY   0.450        65.645  1       
tlc0/N_6174                                               NET DELAY        3.245        68.890  1       
tlc0/data_RNO[198]/B->tlc0/data_RNO[198]/Z
                                          SLICE_R10C25D   D0_TO_F0_DELAY   0.477        69.367  1       
tlc0/data_6[198]                                          NET DELAY        0.000        69.367  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[169].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -19.109 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           49.214
-----------------------------------------   ------
End-of-path arrival time( ns )              69.337

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.629        39.261  1       
tlc0/cvt_color_2_10_0_.m49/B->tlc0/cvt_color_2_10_0_.m49/Z
                                          SLICE_R17C5C    C0_TO_F0_DELAY   0.450        39.711  1       
tlc0/m49                                                  NET DELAY        2.490        42.201  1       
tlc0/cvt_color_2_10_0_.m56_ns_1/A->tlc0/cvt_color_2_10_0_.m56_ns_1/Z
                                          SLICE_R17C6A    B1_TO_F1_DELAY   0.450        42.651  1       
tlc0/m56_ns_1                                             NET DELAY        2.490        45.141  1       
tlc0/cvt_color_2_10_0_.m56_ns/C->tlc0/cvt_color_2_10_0_.m56_ns/Z
                                          SLICE_R17C6B    B1_TO_F1_DELAY   0.450        45.591  1       
tlc0/m56_ns                                               NET DELAY        2.768        48.359  1       
tlc0/cvt_color_2_10_0_.m57_ns/A->tlc0/cvt_color_2_10_0_.m57_ns/Z
                                          SLICE_R18C4D    D1_TO_F1_DELAY   0.450        48.809  5       
tlc0/m57_ns                                               NET DELAY        4.265        53.074  1       
tlc0/cvt_color_2_10_0_.m58/B->tlc0/cvt_color_2_10_0_.m58/Z
                                          SLICE_R22C7C    A0_TO_F0_DELAY   0.450        53.524  330     
tlc0/cvt_color_2[0]                                       NET DELAY        7.099        60.623  1       
tlc0/data_RNO_3_cZ[169]/A->tlc0/data_RNO_3_cZ[169]/Z
                                          SLICE_R15C22D   B0_TO_F0_DELAY   0.450        61.073  1       
tlc0/data_RNO_3[169]                                      NET DELAY        4.185        65.258  1       
tlc0/data_RNO_1_cZ[169]/B->tlc0/data_RNO_1_cZ[169]/Z
                                          SLICE_R22C19B   A1_TO_F1_DELAY   0.450        65.708  1       
tlc0/data_RNO_1[169]                                      NET DELAY        3.152        68.860  1       
tlc0/data_RNO[169]/B->tlc0/data_RNO[169]/Z
                                          SLICE_R22C22C   A1_TO_F1_DELAY   0.477        69.337  1       
tlc0/data_5[169]                                          NET DELAY        0.000        69.337  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[246].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -19.018 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           49.123
-----------------------------------------   ------
End-of-path arrival time( ns )              69.246

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.629        39.261  1       
tlc0/cvt_color_2_10_0_.m49/B->tlc0/cvt_color_2_10_0_.m49/Z
                                          SLICE_R17C5C    C0_TO_F0_DELAY   0.450        39.711  1       
tlc0/m49                                                  NET DELAY        2.490        42.201  1       
tlc0/cvt_color_2_10_0_.m56_ns_1/A->tlc0/cvt_color_2_10_0_.m56_ns_1/Z
                                          SLICE_R17C6A    B1_TO_F1_DELAY   0.450        42.651  1       
tlc0/m56_ns_1                                             NET DELAY        2.490        45.141  1       
tlc0/cvt_color_2_10_0_.m56_ns/C->tlc0/cvt_color_2_10_0_.m56_ns/Z
                                          SLICE_R17C6B    B1_TO_F1_DELAY   0.450        45.591  1       
tlc0/m56_ns                                               NET DELAY        2.768        48.359  1       
tlc0/cvt_color_2_10_0_.m57_ns/A->tlc0/cvt_color_2_10_0_.m57_ns/Z
                                          SLICE_R18C4D    D1_TO_F1_DELAY   0.450        48.809  5       
tlc0/m57_ns                                               NET DELAY        4.265        53.074  1       
tlc0/cvt_color_2_10_0_.m58/B->tlc0/cvt_color_2_10_0_.m58/Z
                                          SLICE_R22C7C    A0_TO_F0_DELAY   0.477        53.551  330     
tlc0/cvt_color_2[0]                                       NET DELAY        8.225        61.776  1       
tlc0/fifo_counter_RNIU8D6TB1_0_cZ[3]/A->tlc0/fifo_counter_RNIU8D6TB1_0_cZ[3]/Z
                                          SLICE_R11C30B   C0_TO_F0_DELAY   0.450        62.226  2       
tlc0/fifo_counter_RNIU8D6TB1_0[3]                         NET DELAY        2.490        64.716  1       
tlc0/data_RNO_1_cZ[246]/B->tlc0/data_RNO_1_cZ[246]/Z
                                          SLICE_R11C30D   B1_TO_F1_DELAY   0.450        65.166  1       
tlc0/data_RNO_1[246]                                      NET DELAY        3.603        68.769  1       
tlc0/data_RNO[246]/B->tlc0/data_RNO[246]/Z
                                          SLICE_R15C27D   B0_TO_F0_DELAY   0.477        69.246  1       
tlc0/data_7[246]                                          NET DELAY        0.000        69.246  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[204].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.858 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.963
-----------------------------------------   ------
End-of-path arrival time( ns )              69.086

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.629        39.261  1       
tlc0/cvt_color_2_10_0_.m49/B->tlc0/cvt_color_2_10_0_.m49/Z
                                          SLICE_R17C5C    C0_TO_F0_DELAY   0.450        39.711  1       
tlc0/m49                                                  NET DELAY        2.490        42.201  1       
tlc0/cvt_color_2_10_0_.m56_ns_1/A->tlc0/cvt_color_2_10_0_.m56_ns_1/Z
                                          SLICE_R17C6A    B1_TO_F1_DELAY   0.450        42.651  1       
tlc0/m56_ns_1                                             NET DELAY        2.490        45.141  1       
tlc0/cvt_color_2_10_0_.m56_ns/C->tlc0/cvt_color_2_10_0_.m56_ns/Z
                                          SLICE_R17C6B    B1_TO_F1_DELAY   0.450        45.591  1       
tlc0/m56_ns                                               NET DELAY        2.768        48.359  1       
tlc0/cvt_color_2_10_0_.m57_ns/A->tlc0/cvt_color_2_10_0_.m57_ns/Z
                                          SLICE_R18C4D    D1_TO_F1_DELAY   0.450        48.809  5       
tlc0/m57_ns                                               NET DELAY        4.265        53.074  1       
tlc0/cvt_color_2_10_0_.m58/B->tlc0/cvt_color_2_10_0_.m58/Z
                                          SLICE_R22C7C    A0_TO_F0_DELAY   0.450        53.524  330     
tlc0/cvt_color_2[0]                                       NET DELAY        7.536        61.060  1       
tlc0/data_RNO_3_cZ[204]/A->tlc0/data_RNO_3_cZ[204]/Z
                                          SLICE_R10C15D   B1_TO_F1_DELAY   0.450        61.510  1       
tlc0/data_RNO_3[204]                                      NET DELAY        2.768        64.278  1       
tlc0/data_RNO_1[204]/A->tlc0/data_RNO_1[204]/Z
                                          SLICE_R11C17B   D1_TO_F1_DELAY   0.450        64.728  1       
tlc0/N_6264                                               NET DELAY        3.881        68.609  1       
tlc0/data_RNO[204]/B->tlc0/data_RNO[204]/Z
                                          SLICE_R16C24D   D0_TO_F0_DELAY   0.477        69.086  1       
tlc0/data_6[204]                                          NET DELAY        0.000        69.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[172].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 85.9% (route), 14.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.726 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.831
-----------------------------------------   ------
End-of-path arrival time( ns )              68.954

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.629        39.261  1       
tlc0/cvt_color_2_10_0_.m49/B->tlc0/cvt_color_2_10_0_.m49/Z
                                          SLICE_R17C5C    C0_TO_F0_DELAY   0.450        39.711  1       
tlc0/m49                                                  NET DELAY        2.490        42.201  1       
tlc0/cvt_color_2_10_0_.m56_ns_1/A->tlc0/cvt_color_2_10_0_.m56_ns_1/Z
                                          SLICE_R17C6A    B1_TO_F1_DELAY   0.450        42.651  1       
tlc0/m56_ns_1                                             NET DELAY        2.490        45.141  1       
tlc0/cvt_color_2_10_0_.m56_ns/C->tlc0/cvt_color_2_10_0_.m56_ns/Z
                                          SLICE_R17C6B    B1_TO_F1_DELAY   0.450        45.591  1       
tlc0/m56_ns                                               NET DELAY        2.768        48.359  1       
tlc0/cvt_color_2_10_0_.m57_ns/A->tlc0/cvt_color_2_10_0_.m57_ns/Z
                                          SLICE_R18C4D    D1_TO_F1_DELAY   0.450        48.809  5       
tlc0/m57_ns                                               NET DELAY        4.265        53.074  1       
tlc0/cvt_color_2_10_0_.m58/B->tlc0/cvt_color_2_10_0_.m58/Z
                                          SLICE_R22C7C    A0_TO_F0_DELAY   0.477        53.551  330     
tlc0/cvt_color_2[0]                                       NET DELAY        7.722        61.273  1       
tlc0/data_RNO_2_cZ[172]/C->tlc0/data_RNO_2_cZ[172]/Z
                                          SLICE_R10C16C   A0_TO_F0_DELAY   0.450        61.723  1       
tlc0/data_RNO_2[172]                                      NET DELAY        2.556        64.279  1       
tlc0/data_RNO_0_cZ[172]/B->tlc0/data_RNO_0_cZ[172]/Z
                                          SLICE_R10C16D   A1_TO_F1_DELAY   0.450        64.729  1       
tlc0/data_RNO_0[172]                                      NET DELAY        3.748        68.477  1       
tlc0/data_RNO[172]/A->tlc0/data_RNO[172]/Z
                                          SLICE_R10C13B   A0_TO_F0_DELAY   0.477        68.954  1       
tlc0/data_5[172]                                          NET DELAY        0.000        68.954  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[535].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.621 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.726
-----------------------------------------   ------
End-of-path arrival time( ns )              68.849

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.603        39.235  1       
SLICE_969/B1->SLICE_969/F1                SLICE_R15C4B    B1_TO_F1_DELAY   0.450        39.685  7       
tlc0/m16                                                  NET DELAY        3.722        43.407  1       
tlc0/cvt_color_2_10_0_.m248_ns/A->tlc0/cvt_color_2_10_0_.m248_ns/Z
                                          SLICE_R21C2A    D1_TO_F1_DELAY   0.450        43.857  1       
tlc0/m248_ns                                              NET DELAY        2.556        46.413  1       
tlc0/cvt_color_2_10_0_.m252_ns/A->tlc0/cvt_color_2_10_0_.m252_ns/Z
                                          SLICE_R21C3B    A1_TO_F1_DELAY   0.450        46.863  1       
tlc0/m252_ns                                              NET DELAY        3.152        50.015  1       
tlc0/cvt_color_2_10_0_.m256/A->tlc0/cvt_color_2_10_0_.m256/Z
                                          SLICE_R21C4D    A0_TO_F0_DELAY   0.477        50.492  239     
tlc0/cvt_color_2[7]                                       NET DELAY        9.443        59.935  1       
tlc0/fifo_counter_RNIV3CBFC_1[6]/A->tlc0/fifo_counter_RNIV3CBFC_1[6]/Z
                                          SLICE_R12C29A   A1_TO_F1_DELAY   0.477        60.412  1       
tlc0/N_816                                                NET DELAY        0.305        60.717  1       
tlc0/data_RNIIUF6VC[535]/A->tlc0/data_RNIIUF6VC[535]/Z
                                          SLICE_R12C29B   C0_TO_F0_DELAY   0.450        61.167  2       
tlc0/N_822                                                NET DELAY        3.152        64.319  1       
tlc0/data_RNO_2_cZ[535]/B->tlc0/data_RNO_2_cZ[535]/Z
                                          SLICE_R14C29B   A1_TO_F1_DELAY   0.450        64.769  1       
tlc0/data_RNO_2[535]                                      NET DELAY        3.603        68.372  1       
tlc0/data_RNO[535]/C->tlc0/data_RNO[535]/Z
                                          SLICE_R12C29C   B1_TO_F1_DELAY   0.477        68.849  1       
tlc0/data_12[535]                                         NET DELAY        0.000        68.849  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[470].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 85.9% (route), 14.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.567 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.672
-----------------------------------------   ------
End-of-path arrival time( ns )              68.795

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.603        39.235  1       
SLICE_969/B1->SLICE_969/F1                SLICE_R15C4B    B1_TO_F1_DELAY   0.450        39.685  7       
tlc0/m16                                                  NET DELAY        3.722        43.407  1       
tlc0/cvt_color_2_10_0_.m248_ns/A->tlc0/cvt_color_2_10_0_.m248_ns/Z
                                          SLICE_R21C2A    D1_TO_F1_DELAY   0.450        43.857  1       
tlc0/m248_ns                                              NET DELAY        2.556        46.413  1       
tlc0/cvt_color_2_10_0_.m252_ns/A->tlc0/cvt_color_2_10_0_.m252_ns/Z
                                          SLICE_R21C3B    A1_TO_F1_DELAY   0.450        46.863  1       
tlc0/m252_ns                                              NET DELAY        3.152        50.015  1       
tlc0/cvt_color_2_10_0_.m256/A->tlc0/cvt_color_2_10_0_.m256/Z
                                          SLICE_R21C4D    A0_TO_F0_DELAY   0.450        50.465  239     
tlc0/cvt_color_2[7]                                       NET DELAY        7.894        58.359  1       
tlc0/fifo_counter_RNIQG70IG_cZ[3]/A->tlc0/fifo_counter_RNIQG70IG_cZ[3]/Z
                                          SLICE_R6C25B    D1_TO_F1_DELAY   0.450        58.809  2       
tlc0/fifo_counter_RNIQG70IG[3]                            NET DELAY        2.556        61.365  1       
tlc0/data_RNO_3_cZ[470]/A->tlc0/data_RNO_3_cZ[470]/Z
                                          SLICE_R6C25B    A0_TO_F0_DELAY   0.450        61.815  1       
tlc0/data_RNO_3[470]                                      NET DELAY        2.172        63.987  1       
tlc0/data_RNO_1[470]/C->tlc0/data_RNO_1[470]/Z
                                          SLICE_R6C25C    D1_TO_F1_DELAY   0.450        64.437  1       
tlc0/N_3654                                               NET DELAY        3.881        68.318  1       
tlc0/data_RNO[470]/B->tlc0/data_RNO[470]/Z
                                          SLICE_R9C19C    D0_TO_F0_DELAY   0.477        68.795  1       
tlc0/data_11[470]                                         NET DELAY        0.000        68.795  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[224].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.529 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.634
-----------------------------------------   ------
End-of-path arrival time( ns )              68.757

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        5.391        26.905  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891_0/Z
                                          SLICE_R6C11D    C0_TO_F0_DELAY   0.477        27.382  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[4]
                                                          NET DELAY        0.305        27.687  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12_0/Z
                                          SLICE_R6C11D    C1_TO_F1_DELAY   0.450        28.137  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12_0
                                                          NET DELAY        4.914        33.051  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]/Z
                                          SLICE_R16C4B    D0_TO_F0_DELAY   0.450        33.501  4       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644_0[10]
                                                          NET DELAY        3.285        36.786  1       
tlc0/cvt_color_2_10_0_.m174_e_x0/C->tlc0/cvt_color_2_10_0_.m174_e_x0/Z
                                          SLICE_R14C5D    D1_TO_F1_DELAY   0.450        37.236  1       
tlc0/m174_e_x0                                            NET DELAY        3.285        40.521  1       
tlc0/cvt_color_2_10_0_.m174_e_ns/B->tlc0/cvt_color_2_10_0_.m174_e_ns/Z
                                          SLICE_R16C4C    D0_TO_F0_DELAY   0.450        40.971  4       
tlc0/m174_e_ns                                            NET DELAY        3.245        44.216  1       
tlc0/cvt_color_2_10_0_.m174/A->tlc0/cvt_color_2_10_0_.m174/Z
                                          SLICE_R24C4A    D0_TO_F0_DELAY   0.450        44.666  2       
tlc0/N_280_mux                                            NET DELAY        2.172        46.838  1       
tlc0/cvt_color_2_10_0_.m185_x0/B->tlc0/cvt_color_2_10_0_.m185_x0/Z
                                          SLICE_R24C3B    D0_TO_F0_DELAY   0.450        47.288  1       
tlc0/m185_x0                                              NET DELAY        2.172        49.460  1       
tlc0/cvt_color_2_10_0_.m185_ns/B->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          SLICE_R24C4B    D0_TO_F0_DELAY   0.450        49.910  1       
tlc0/m185_ns                                              NET DELAY        3.285        53.195  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          SLICE_R22C5B    D0_TO_F0_DELAY   0.477        53.672  1       
tlc0/m196_ns_1                                            NET DELAY        0.305        53.977  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          SLICE_R22C5B    C1_TO_F1_DELAY   0.477        54.454  291     
tlc0/cvt_color_2[4]                                       NET DELAY        5.933        60.387  1       
tlc0/data_RNO_2_cZ[224]/B->tlc0/data_RNO_2_cZ[224]/Z
                                          SLICE_R9C20C    C1_TO_F1_DELAY   0.450        60.837  1       
tlc0/data_RNO_2[224]                                      NET DELAY        3.629        64.466  1       
tlc0/data_RNO_1[224]/A->tlc0/data_RNO_1[224]/Z
                                          SLICE_R9C22B    A1_TO_F1_DELAY   0.450        64.916  1       
tlc0/N_6114                                               NET DELAY        3.364        68.280  1       
tlc0/data_RNO[224]/B->tlc0/data_RNO[224]/Z
                                          SLICE_R11C20B   D0_TO_F0_DELAY   0.477        68.757  1       
tlc0/data_6[224]                                          NET DELAY        0.000        68.757  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
Path End         : tlc0/data_Z[182].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 13
Delay Ratio      : 85.9% (route), 14.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.461 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   50.227

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                           48.566
-----------------------------------------   ------
End-of-path arrival time( ns )              68.689

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[10].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r[11].ff_inst/Q
                                          SLICE_R16C5B    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r[11]
                                                          NET DELAY        4.304        25.818  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/C->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI2E3E1/Z
                                          SLICE_R8C11D    B0_TO_F0_DELAY   0.477        26.295  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[1]
                                                          NET DELAY        0.305        26.600  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNI57A62/Z
                                          SLICE_R8C11D    C1_TO_F1_DELAY   0.450        27.050  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNI57A62
                                                          NET DELAY        3.364        30.414  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIO2TD4[10]/Z
                                          SLICE_R8C6B     D0_TO_F0_DELAY   0.450        30.864  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_addr_0_r_RNIO2TD4[10]
                                                          NET DELAY        4.318        35.182  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNIVAOQ8[9]/Z
                                          SLICE_R19C3B    D1_TO_F1_DELAY   0.450        35.632  85      
tlc_data[1]                                               NET DELAY        3.629        39.261  1       
tlc0/cvt_color_2_10_0_.m49/B->tlc0/cvt_color_2_10_0_.m49/Z
                                          SLICE_R17C5C    C0_TO_F0_DELAY   0.450        39.711  1       
tlc0/m49                                                  NET DELAY        2.490        42.201  1       
tlc0/cvt_color_2_10_0_.m56_ns_1/A->tlc0/cvt_color_2_10_0_.m56_ns_1/Z
                                          SLICE_R17C6A    B1_TO_F1_DELAY   0.450        42.651  1       
tlc0/m56_ns_1                                             NET DELAY        2.490        45.141  1       
tlc0/cvt_color_2_10_0_.m56_ns/C->tlc0/cvt_color_2_10_0_.m56_ns/Z
                                          SLICE_R17C6B    B1_TO_F1_DELAY   0.450        45.591  1       
tlc0/m56_ns                                               NET DELAY        2.768        48.359  1       
tlc0/cvt_color_2_10_0_.m57_ns/A->tlc0/cvt_color_2_10_0_.m57_ns/Z
                                          SLICE_R18C4D    D1_TO_F1_DELAY   0.450        48.809  5       
tlc0/m57_ns                                               NET DELAY        4.265        53.074  1       
tlc0/cvt_color_2_10_0_.m58/B->tlc0/cvt_color_2_10_0_.m58/Z
                                          SLICE_R22C7C    A0_TO_F0_DELAY   0.450        53.524  330     
tlc0/cvt_color_2[0]                                       NET DELAY        7.616        61.140  1       
tlc0/data_RNO_2_cZ[182]/A->tlc0/data_RNO_2_cZ[182]/Z
                                          SLICE_R12C26A   B0_TO_F0_DELAY   0.450        61.590  1       
tlc0/data_RNO_2[182]                                      NET DELAY        2.490        64.080  1       
tlc0/data_RNO_0_cZ[182]/B->tlc0/data_RNO_0_cZ[182]/Z
                                          SLICE_R12C26C   B1_TO_F1_DELAY   0.450        64.530  1       
tlc0/data_RNO_0[182]                                      NET DELAY        3.682        68.212  1       
tlc0/data_RNO[182]/A->tlc0/data_RNO[182]/Z
                                          SLICE_R12C21D   B0_TO_F0_DELAY   0.477        68.689  1       
tlc0/data_5[182]                                          NET DELAY        0.000        68.689  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1494 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
                                          SLICE_R12C2A    CLK_TO_Q1_DELAY  1.391        21.514  28      
color_fifo/lscc_fifo_dc_inst/N_4033                       NET DELAY        1.271        22.785  1       
SLICE_4224/D1->SLICE_4224/F1              SLICE_R12C2A    D1_TO_F1_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/rd_addr_r_esr_RNIUIE6_0[0]$n0
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[8].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[8].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[8].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[9].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/wr_encode_sync.wr_grey_sync_r[8].ff_inst/Q
                                          SLICE_R5C9D     CLK_TO_Q0_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/wr_grey_sync_r[8]
                                                          NET DELAY        1.271        22.785  1       
SLICE_292/D1->SLICE_292/F1                SLICE_R5C9C     D1_TO_F1_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/wr_grey_sync_r[8]/sig_082/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[8].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[8].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[9].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[8].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[8].ff_inst/Q
                                          SLICE_R11C5D    CLK_TO_Q1_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/rd_grey_sync_r[8]
                                                          NET DELAY        1.271        22.785  1       
SLICE_278/D1->SLICE_278/F1                SLICE_R10C5C    D1_TO_F1_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/rd_grey_sync_r[8]/sig_068/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[9].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[9].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[9].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[8].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r[9].ff_inst/Q
                                          SLICE_R11C5D    CLK_TO_Q0_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/rd_grey_sync_r[9]
                                                          NET DELAY        1.271        22.785  1       
SLICE_278/D0->SLICE_278/F0                SLICE_R10C5C    D0_TO_F0_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/rd_grey_sync_r[9]/sig_067/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[3].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync2_r[3].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[3].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[2].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[3].ff_inst/Q
                                          SLICE_R5C2B     CLK_TO_Q0_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/wp_sync1_r[3]
                                                          NET DELAY        1.271        22.785  1       
SLICE_266/D1->SLICE_266/F1                SLICE_R5C2A     D1_TO_F1_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/wp_sync1_r[3]/sig_059/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[7].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync2_r[7].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[7].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[6].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/genblk14.wp_sync1_r[7].ff_inst/Q
                                          SLICE_R6C2B     CLK_TO_Q0_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/wp_sync1_r[7]
                                                          NET DELAY        1.271        22.785  1       
SLICE_266/D0->SLICE_266/F0                SLICE_R5C2A     D0_TO_F0_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/wp_sync1_r[7]/sig_055/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[6].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync2_r[6].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[7].ff_inst/CK   color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[6].ff_inst/CK}->color_fifo/lscc_fifo_dc_inst/genblk5.rp_sync1_r[6].ff_inst/Q
                                          SLICE_R6C5A     CLK_TO_Q1_DELAY  1.391        21.514  1       
color_fifo/lscc_fifo_dc_inst/rp_sync1_r[6]
                                                          NET DELAY        1.271        22.785  1       
SLICE_252/D1->SLICE_252/F1                SLICE_R6C5C     D1_TO_F1_DELAY   0.450        23.235  1       
color_fifo/lscc_fifo_dc_inst/rp_sync1_r[6]/sig_042/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_esr[9].ff_inst/Q
Path End         : line_time_Z[9].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_esr[8].ff_inst/CK   frame_time_counter_esr[9].ff_inst/CK}->frame_time_counter_esr[9].ff_inst/Q
                                          SLICE_R6C29A    CLK_TO_Q1_DELAY  1.391        21.514  2       
frame_time_counter[9]                                     NET DELAY        1.271        22.785  1       
SLICE_200/D0->SLICE_200/F0                SLICE_R5C29B    D0_TO_F0_DELAY   0.450        23.235  1       
frame_time_counter[9]/sig_015/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_esr[17].ff_inst/Q
Path End         : line_time_Z[17].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_esr[16].ff_inst/CK   frame_time_counter_esr[17].ff_inst/CK}->frame_time_counter_esr[17].ff_inst/Q
                                          SLICE_R6C30A    CLK_TO_Q1_DELAY  1.391        21.514  2       
frame_time_counter[17]                                    NET DELAY        1.271        22.785  1       
SLICE_192/D0->SLICE_192/F0                SLICE_R5C30B    D0_TO_F0_DELAY   0.450        23.235  1       
frame_time_counter[17]/sig_007/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_esr[20].ff_inst/Q
Path End         : line_time_Z[20].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    20.123
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                   20.123

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                   20.123
+ Data Path Delay                            3.112
-----------------------------------------   ------
End-of-path arrival time( ns )              23.235

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_esr[20].ff_inst/CK   frame_time_counter_esr[21].ff_inst/CK}->frame_time_counter_esr[20].ff_inst/Q
                                          SLICE_R6C30C    CLK_TO_Q0_DELAY  1.391        21.514  2       
frame_time_counter[20]                                    NET DELAY        1.271        22.785  1       
SLICE_188/D1->SLICE_188/F1                SLICE_R5C30A    D1_TO_F1_DELAY   0.450        23.235  1       
frame_time_counter[20]/sig_004/FeedThruLUT
                                                          NET DELAY        0.000        23.235  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  ------  ------------  ------  
OSCInst0.osc_inst/CLKHF                   HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000         0.000  1       
osc_clk                                                      NET DELAY       4.967         4.967  1       
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                     0.000         4.967  458     
my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->my_pll/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                     0.150         5.117  458     
sys_clk                                                      NET DELAY      15.006        20.123  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

