
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18140 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module start_picture [C:/Users/86182/Desktop/Piano-Block-Game-main/Piano-Block-Game-main/ip/start_picture/start_picture_stub.v:17]
ERROR: [Synth 8-3431] Verilog file was generated for simulation and is not permitted as input to synthesis [C:/Users/86182/Desktop/Piano-Block-Game-main/Piano-Block-Game-main/ip/start_picture/start_picture_sim_netlist.v:16]
Failed to read verilog 'C:/Users/86182/Desktop/Piano-Block-Game-main/Piano-Block-Game-main/ip/start_picture/start_picture_sim_netlist.v'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 20:15:19 2024...
