

================================================================
== Vitis HLS Report for 'sort_top'
================================================================
* Date:           Mon Apr 17 18:05:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000258|  17000258|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                  |                               |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |             Instance             |             Module            |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |radix_sort_unified_bucket_1_1_U0  |radix_sort_unified_bucket_1_1  |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000257|  17000257|       no|
        |radix_sort_unified_bucket_1_2_U0  |radix_sort_unified_bucket_1_2  |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000257|  17000257|       no|
        |merge_sort_1_U0                   |merge_sort_1                   |   2000002|   2000002|  20.000 ms|  20.000 ms|   2000002|   2000002|       no|
        +----------------------------------+-------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       32|     -|     1364|     3052|    0|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     0|     1366|     3084|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |merge_sort_1_U0                   |merge_sort_1                   |        0|   0|  174|   409|    0|
    |radix_sort_unified_bucket_1_1_U0  |radix_sort_unified_bucket_1_1  |       16|   0|  595|  1308|    0|
    |radix_sort_unified_bucket_1_2_U0  |radix_sort_unified_bucket_1_2  |       16|   0|  595|  1335|    0|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                             |                               |       32|   0| 1364|  3052|    0|
    +----------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |half_sorted0_U  |half_sorted0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  500000|   32|     1|     16000000|
    |half_sorted1_U  |half_sorted0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  500000|   32|     1|     16000000|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |                            |       32|  0|   0|    0| 1000000|   64|     2|     32000000|
    +----------------+----------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                      |       and|   0|  0|   2|           1|           1|
    |merge_sort_1_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |radix_sort_unified_bucket_1_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |radix_sort_unified_bucket_1_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_radix_sort_unified_bucket_1_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_radix_sort_unified_bucket_1_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|  14|           7|           7|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_radix_sort_unified_bucket_1_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_radix_sort_unified_bucket_1_2_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  |  18|          4|    2|          4|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_radix_sort_unified_bucket_1_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_radix_sort_unified_bucket_1_2_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  2|   0|    2|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      sort_top|  return value|
|input_r_address0   |  out|   20|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_address1   |  out|   20|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d1         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|       input_r|         array|
|output_r_address0  |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0        |   in|   32|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_address1  |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1        |  out|   32|   ap_memory|      output_r|         array|
|output_r_q1        |   in|   32|   ap_memory|      output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

