
// riscv_cpu.v - single-cycle RISC-V CPU Processor

module riscv_cpu (
    input         clk, reset,
    output [31:0] PC,
    input  [31:0] Instr,
    output        MemWrite,
    output [31:0] Mem_WrAddr, Mem_WrData,
    input  [31:0] ReadData,
    output [31:0] Result,
    output [ 2:0] funct3,
    output [31:0] PCW, ALUResultW, WriteDataW
);

wire        ALUSrc, RegWrite, Branch, Jump, Jalr, sral, row;
wire [1:0]  ResultSrc, ImmSrc, load;
wire [2:0]  ALUControl;
wire [31:0] InstrD, InstrW;

controller  c   (InstrD[6:0], InstrD[14:12], InstrD[30],
                ResultSrc, MemWrite, ALUSrc,
                RegWrite, Branch, Jump, Jalr, sral, row, ImmSrc, load, ALUControl);

datapath    dp  (clk, reset, ResultSrc,
                ALUSrc, RegWrite, ImmSrc, load, ALUControl, Branch, Jump, Jalr, sral, row,
                PC, Instr, Mem_WrAddr, Mem_WrData, ReadData, Result, PCW, ALUResultW, WriteDataW, InstrD, InstrW, funct3M);

// Eventually will be removed while adding pipeline registers
mux2 (#3) funct(InstrW[14:12], funct3M, row,  funct3);

endmodule
