$date
	Fri Dec 24 16:18:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Instruction_tb $end
$var wire 64 ! data_out [63:0] $end
$var reg 64 " address [63:0] $end
$var reg 1 # clk $end
$var reg 64 $ data_in [63:0] $end
$var reg 1 % enable $end
$var reg 1 & read $end
$scope module uut $end
$var wire 64 ' address [63:0] $end
$var wire 1 # clk $end
$var wire 64 ( data_in [63:0] $end
$var wire 1 % enable $end
$var wire 1 & read $end
$var reg 64 ) data_out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b1111 (
b1 '
0&
0%
b1111 $
0#
b1 "
bx !
$end
#40
1#
1%
#60
0#
b10001 $
b10001 (
#80
b1111 !
b1111 )
1&
1#
#100
0#
#120
1#
#140
0&
0#
#160
1#
b10100 $
b10100 (
#180
0#
#200
b10100 !
b10100 )
1&
1#
#220
0#
#240
