module reg32(rst, clk, en, d[31..0], s[31..0])
    s[31..0] := d[31..0] on clk, reset when rst, enabled when en
end module