typedef struct {
  UINT32 CbsVariableStructUniqueValue;
  UINT32 NewRecordOffset;
  UINT32 ApcbVariableHash;
  UINT16 CbsComboChipsetFlag;
  UINT8 CbsChipsetVisibleFlag0;
  UINT8 CbsChipsetVisibleFlag1;
  UINT32 CbsRevisionNumber;
  UINT8 CbsMemTech;
  UINT8 Reserved[11];
} CBS_VARIABLE_HEADER;  // ADDED FROM GENERIC DEFINITIONS

typedef struct {
  CBS_VARIABLE_HEADER Header;
  UINT8 CbsComboFlag;
  UINT8 Removed_0;
  UINT8 CbsCmnCpuPfeh;
  UINT8 CbsCmnCpuCpb;
  UINT8 CbsCmnCpuGlobalCstateCtrl;
  UINT8 CbsCmnGnbPowerSupplyIdleCtrl;
  UINT8 CbsCmnCpuSevAsidSpaceCtrl;
  UINT32 CbsCmnCpuSevAsidSpaceLimit;
  UINT8 CbsCmnCpuRMSS;
  UINT8 CbsCmnCpuStreamingStoresCtrl;
  UINT8 CbsDbgCpuLApicMode;
  UINT8 CbsCmnCpuCstC1Ctrl;
  UINT8 CbsCmnCpuMcaErrThreshEn;
  UINT16 CbsCmnCpuMcaErrThreshCount;
  UINT8 CbsCmnCpuMcaFruTextEn;
  UINT8 CbsCmnCpuSmuPspDebugMode;
  UINT8 CbsCmnCpuPpinCtrl;
  UINT8 CbsDbgCpuSnpMemCover;
  UINT32 CbsDbgCpuSnpMemSizeCover;
  UINT8 CbsCmnCpuSmee;
  UINT8 CbsCmnActionOnBistFailure;
  UINT8 CbsCmnCpuERMS;
  UINT8 CbsCmnCpuLogTransparentErrors;
  UINT8 CbsCmnCpuAvx512;
  UINT8 CbsCmnCpuMonMwaitDis;
  UINT8 CbsDbgCpuGenRedirectShutdownToHdt;
  UINT8 CbsDbgCpuGenSyncFloodMca;
  UINT8 CbsCpuSvmEnable;
  UINT8 CbsCpuSvmLock;
  UINT8 CbsCpuSmtCtrl;
  UINT8 CbsCmnCpuOcMode;
  UINT8 CbsCpuLegalDisclaimer;
  UINT8 CbsCpuLegalDisclaimer1;
  UINT8 CbsCpuPstCustomP0;
  UINT32 CbsCpuPst0Freq;
  UINT32 CbsCpuPst0Vid;
  UINT8 CbsCmnCpuL1StreamHwPrefetcher;
  UINT8 CbsCmnCpuL1StridePrefetcher;
  UINT8 CbsCmnCpuL1RegionPrefetcher;
  UINT8 CbsCmnCpuL2StreamHwPrefetcher;
  UINT8 CbsCmnCpuL2UpDownPrefetcher;
  UINT8 CbsDbgCpuGenCpuWdt;
  UINT16 CbsDbgCpuGenCpuWdtTimeout;
  UINT8 CbsDfCmnWdtInterval;
  UINT8 CbsDfCmnExtIpSyncFloodProp;
  UINT8 CbsDfCmnDisSyncFloodProp;
  UINT8 CbsDfCmnFreezeQueueError;
  UINT8 CbsDfCmnSysProbeFilter;
  UINT8 CbsDfCmnDramNps;
  UINT8 CbsDfCmnMemIntlv;
  UINT8 CbsDfCmnCxlMemIntlv;
  UINT8 CbsDfCmnSublinkInterleaving;
  UINT8 CbsDfCmnRemapAt1TB;
  UINT8 CbsDfCmnDramMapInversion;
  UINT8 CbsDfCmnCc6AllocationScheme;
  UINT8 CbsDfCmnAcpiSratL3Numa;
  UINT8 CbsDfCmnAcpiSlitDistCtrl;
  UINT8 Removed_1;
  UINT8 CbsDfCmnAcpiSlitVirtualDist;
  UINT8 CbsDfCmnAcpiSlitLclDist;
  UINT8 Removed_2;
  UINT8 CbsDfCmnAcpiSlitSLinkLcl;
  UINT8 Removed_3;
  UINT8 CbsDfCmnAcpiSlitInterSLinkLcl;
  UINT8 Removed_4;
  UINT8 CbsDfCmnGmiEncryption;
  UINT8 CbsCmnMemCsInterleaveDdr;
  UINT8 CbsCmnMemAddressHashBankDdr;
  UINT8 CbsCmnMemAddressHashCsDdr;
  UINT8 CbsCmnMemAddressHashRmDdr;
  UINT8 CbsCmnMemAddressHashSubchannelDdr;
  UINT8 CbsCmnMemCtrllerBankSwapModeDdr;
  UINT8 CbsCmnMemCtrllerPwrDnEnDdr;
  UINT8 CbsCmnMemSubUrgRefLowerBound;
  UINT8 CbsCmnMemUrgRefLimit;
  UINT8 CbsCmnMemDramRefreshRate;
  UINT8 CbsCmnMemSelfRefreshExitStaggering;
  UINT8 CbsCmnMemCtrllerMaxPmicPowerOn;
  UINT8 CbsCmnMemCtrllerPmicStaggerDelay;
  UINT16 CbsCmnMemCtrllerPmicSwaSwbVddCore;
  UINT16 CbsCmnMemCtrllerPmicSwcVddio;
  UINT8 CbsCmnMemCtrllerPmicFaultRecovery;
  UINT8 CbsCmnMemCtrllerPmicOpMode;
  UINT8 CbsCmnMemMbistEnDdr;
  UINT8 CbsCmnMemMbistTestmodeDdr;
  UINT8 CbsCmnMemMbistAggressorsDdr;
  UINT8 CbsCmnMemMbistPerBitSlaveDieReportDdr;
  UINT8 MemHealBistEn;
  UINT8 MemHealTestEn;
  UINT8 MemHealPPRType;
  UINT8 CbsCmnMemMbistPatternSelect;
  UINT8 CbsCmnMemMbistPatternLength;
  UINT8 CbsCmnMemMbistAggressorsChnl;
  UINT8 CbsCmnMemMbistAggrStaticLaneCtrl;
  UINT32 CbsCmnMemMbistAggrStaticLaneSelU32;
  UINT32 CbsCmnMemMbistAggrStaticLaneSelL32;
  UINT8 CbsCmnMemMbistAggrStaticLaneSelEcc;
  UINT8 CbsCmnMemMbistAggrStaticLaneVal;
  UINT8 CbsCmnMemMbistTgtStaticLaneCtrl;
  UINT32 CbsCmnMemMbistTgtStaticLaneSelU32;
  UINT32 CbsCmnMemMbistTgtStaticLaneSelL32;
  UINT8 CbsCmnMemMbistTgtStaticLaneSelEcc;
  UINT8 CbsCmnMemMbistTgtStaticLaneVal;
  UINT8 CbsCmnMemMbistDataEyeType;
  UINT8 CbsCmnMemMbistWorstCaseGran;
  UINT8 CbsCmnMemMbistReadDataEyeVoltageStep;
  UINT8 CbsCmnMemMbistReadDataEyeTimingStep;
  UINT8 CbsCmnMemMbistWriteDataEyeVoltageStep;
  UINT8 CbsCmnMemMbistWriteDataEyeTimingStep;
  UINT8 CbsCmnMemDataPoisoningDdr;
  UINT8 CbsCmnMemBootTimePostPackageRepair;
  UINT8 CbsCmnMemRcdParityDdr;
  UINT8 CbsCmnMemMaxRcdParityErrorReplayDdr;
  UINT8 CbsCmnMemWriteCrcDdr;
  UINT8 CbsCmnMemMaxWriteCrcErrorReplayDdr;
  UINT8 CbsCmnMemReadCrcDdr;
  UINT8 CbsCmnMemMaxReadCrcErrorReplayDdr;
  UINT8 CbsCmnMemDisMemErrInj;
  UINT8 CbsCmnMemCorrectedErrorCounterEnable;
  UINT8 CbsCmnMemCorrectedErrorCounterInterruptEnable;
  UINT8 CbsCmnMemCorrectedErrorCounterLeakRate;
  UINT16 CbsCmnMemCorrectedErrorCounterStartCount;
  UINT8 CbsCmnPmicErrorReporting;
  UINT8 CbsCmnMemDramEccSymbolSizeDdr;
  UINT8 CbsCmnMemDramEccEnDdr;
  UINT8 CbsCmnMemDramUeccRetryDdr;
  UINT8 CbsCmnMemMaxDramUeccErrorReplayDdr;
  UINT8 CbsCmnMemDramMemClrDdr;
  UINT8 CbsCmnMemAddrXorAfterEcc;
  UINT8 CbsCmnMemDramEcsModeDdr;
  UINT8 CbsCmnMemDramRedirectScrubEnDdr;
  UINT8 CbsCmnMemDramRedirectScrubLimitDdr;
  UINT8 CbsCmnMemDramPatrolScrubEnDdr;
  UINT8 CbsCmnMemBusCfgCtlDdr;
  UINT8 CbsCmnMemBusCfgRttNomWrDdr;
  UINT8 CbsCmnMemBusCfgRttNomRdDdr;
  UINT8 CbsCmnMemBusCfgRttWrDdr;
  UINT8 CbsCmnMemBusCfgRttParkDdr;
  UINT8 CbsCmnMemBusCfgRttParkDqsDdr;
  UINT8 CbsCmnMemDataBusCfgProcOdtDdr;
  UINT8 CbsCmnMemBusCfgDramDataDrvStrenDdr;
  UINT8 CbsCmnMemTimingLegalDisclaimer;
  UINT8 CbsCmnMemTimingLegalDisclaimer1;
  UINT8 CbsCmnMemTimingSettingDdr;
  UINT16 CbsCmnMemTargetSpeedDdr;
  UINT8 CbsCmnMemTimingTclCtrlDdr;
  UINT16 CbsCmnMemTimingTclDdr;
  UINT8 CbsCmnMemTimingTrcdCtrlDdr;
  UINT16 CbsCmnMemTimingTrcdDdr;
  UINT8 CbsCmnMemTimingTrpCtrlDdr;
  UINT16 CbsCmnMemTimingTrpDdr;
  UINT8 CbsCmnMemTimingTrasCtrlDdr;
  UINT16 CbsCmnMemTimingTrasDdr;
  UINT8 CbsCmnMemTimingTrcCtrlDdr;
  UINT16 CbsCmnMemTimingTrcDdr;
  UINT8 CbsCmnMemTimingTwrCtrlDdr;
  UINT16 CbsCmnMemTimingTwrDdr;
  UINT8 CbsCmnMemTimingTrfc1CtrlDdr;
  UINT16 CbsCmnMemTimingTrfc1Ddr;
  UINT8 CbsCmnMemTimingTrfc2CtrlDdr;
  UINT16 CbsCmnMemTimingTrfc2Ddr;
  UINT8 CbsCmnMemTimingTrfcSbCtrlDdr;
  UINT16 CbsCmnMemTimingTrfcSbDdr;
  UINT8 CbsCmnMemTimingTcwlCtrlDdr;
  UINT16 CbsCmnMemTimingTcwlDdr;
  UINT8 CbsCmnMemTimingTrtpCtrlDdr;
  UINT16 CbsCmnMemTimingTrtpDdr;
  UINT8 CbsCmnMemTimingTrrdLCtrlDdr;
  UINT16 CbsCmnMemTimingTrrdLDdr;
  UINT8 CbsCmnMemTimingTrrdSCtrlDdr;
  UINT16 CbsCmnMemTimingTrrdSDdr;
  UINT8 CbsCmnMemTimingTfawCtrlDdr;
  UINT16 CbsCmnMemTimingTfawDdr;
  UINT8 CbsCmnMemTimingTwtrLCtrlDdr;
  UINT16 CbsCmnMemTimingTwtrLDdr;
  UINT8 CbsCmnMemTimingTwtrSCtrlDdr;
  UINT16 CbsCmnMemTimingTwtrSDdr;
  UINT8 CbsCmnMemTimingTrdrdScLCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdScLDdr;
  UINT8 CbsCmnMemTimingTrdrdScCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdScDdr;
  UINT8 CbsCmnMemTimingTrdrdSdCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdSdDdr;
  UINT8 CbsCmnMemTimingTrdrdDdCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdDdDdr;
  UINT8 CbsCmnMemTimingTwrwrScLCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrScLDdr;
  UINT8 CbsCmnMemTimingTwrwrScCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrScDdr;
  UINT8 CbsCmnMemTimingTwrwrSdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrSdDdr;
  UINT8 CbsCmnMemTimingTwrwrDdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrDdDdr;
  UINT8 CbsCmnMemTimingTwrrdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrrdDdr;
  UINT8 CbsCmnMemTimingTrdwrCtrlDdr;
  UINT16 CbsCmnMemTimingTrdwrDdr;
  UINT8 CbsCmnMemDramPdaEnumIdProgModeDdr;
  UINT8 CbsCmnMemCtrllerPmuTrainDfeDdr;
  UINT8 CbsCmnMemTsmeEnableDdr;
  UINT8 CbsCmnMemAes;
  UINT8 CbsCmnMemDataScramble;
  UINT8 CbsCmnMemContextRestoreDdr;
  UINT8 CbsCmnGnbNbIOMMU;
  UINT8 CbsCmnDmarSupport;
  UINT8 CbsCmnDmaProtection;
  UINT8 CbsCmnDrtmSupport;
  UINT8 CbsCmnDrtmMemoryReservation;
  UINT8 CbsDbgGnbDbgACSEnable;
  UINT8 CbsGnbDbgPcieAriSupport;
  UINT8 CbsGnbCmnPcieAriEnumeration;
  UINT8 CbsGnbDbgPcieTbtSupport;
  UINT8 CbsDbgGnbDbgAERCAPEnable;
  UINT8 CbsCmnEarlyLinkSpeed;
  UINT8 CbsHotPlugHandlingMode;
  UINT8 CbsPresenceDetectSelectmode;
  UINT8 CbsCmnGnbDataLinkFeatureCap;
  UINT8 CbsCmnGnbDataLinkFeatureExchange;
  UINT8 CbsCmnPcieCVTestWA;
  UINT8 CbsSevSnpSupport;
  UINT16 STRAP_COMPLIANCE_DIS;
  UINT8 CbsCmnGnbSris;
  UINT8 CbsDbgLcMultUpstreamAuto;
  UINT8 CbsDbgNbioForceSpeedLastAdvertised;
  UINT8 CbsCmnGnbRtmMarginingSupport;
  UINT8 CbsCmnNbIONBIFAZ;
  UINT8 CbsCmnGnbPcieLoopBackMode;
  UINT8 CbsCmnScpcAttrCntl;
  UINT8 CbsCmnRASControl;
  UINT32 PcdEgressPoisonSeverityHi;
  UINT32 PcdEgressPoisonSeverityLo;
  UINT8 CbsCmnNBIOSyncFloodGen;
  UINT8 PcdSyncFloodToApml;
  UINT32 PcdAmdNbioEgressPoisonMaskHi;
  UINT32 PcdAmdNbioEgressPoisonMaskLo;
  UINT32 PcdAmdNbioRASUcpMaskHi;
  UINT32 PcdAmdNbioRASUcpMaskLo;
  UINT32 PcdSyshubWdtTimerInterval;
  UINT8 PcdSlinkConvertReadResponseErrorsToOkay;
  UINT8 PcdSlinkWriteResponseErrorHandling;
  UINT8 PcdAmdLogPoisonDataFromSLink;
  UINT8 PcdAmdPcieAerReportMechanism;
  UINT8 EdpcControl;
  UINT16 AcsRasValue;
  UINT8 CbsDbgPoisonConsumption;
  UINT8 CbsCmnGnbRasSyncfloodPcieFatalError;
  UINT8 CbsCmnFchI3C0Config;
  UINT8 CbsCmnFchI3C0Mode;
  UINT8 CbsCmnFchI3C1Config;
  UINT8 CbsCmnFchI3C1Mode;
  UINT8 CbsCmnFchI3C2Config;
  UINT8 CbsCmnFchI3C2Mode;
  UINT8 CbsCmnFchI3C3Config;
  UINT8 CbsCmnFchI3C3Mode;
  UINT8 CbsCmnFchI2C4Config;
  UINT8 CbsCmnFchI2C5Config;
  UINT8 CbsCmnFchReleaseSpdHostControl;
  UINT8 CbsCmnFchI2cSdaHoldOverride;
  UINT8 CbsCmnFchI3cSdaHoldOverride;
  UINT8 CbsCmnFchSataEnable;
  UINT8 CbsCmnFchSataClass;
  UINT8 CbsCmnFchSataRasSupport;
  UINT8 CbsCmnFchSataStaggeredSpinup;
  UINT8 CbsCmnFchSataAhciDisPrefetchFunction;
  UINT8 CbsDbgFchSataAggresiveDevSlpP0;
  UINT8 CbsDbgFchSataDevSlp0ControllerNum;
  UINT8 CbsDbgFchSataDevSlpPort0Num;
  UINT8 CbsDbgFchSataAggresiveDevSlpP1;
  UINT8 CbsDbgFchSataDevSlp1ControllerNum;
  UINT8 CbsDbgFchSataDevSlpPort1Num;
  UINT8 CbsCmnFchSata0Enable;
  UINT8 CbsCmnFchSata1Enable;
  UINT8 CbsCmnFchSata2Enable;
  UINT8 CbsCmnFchSata3Enable;
  UINT8 CbsCmnFchSata0EsataPort0;
  UINT8 CbsCmnFchSata0EsataPort1;
  UINT8 CbsCmnFchSata0EsataPort2;
  UINT8 CbsCmnFchSata0EsataPort3;
  UINT8 CbsCmnFchSata0EsataPort4;
  UINT8 CbsCmnFchSata0EsataPort5;
  UINT8 CbsCmnFchSata0EsataPort6;
  UINT8 CbsCmnFchSata0EsataPort7;
  UINT8 CbsCmnFchSata1EsataPort0;
  UINT8 CbsCmnFchSata1EsataPort1;
  UINT8 CbsCmnFchSata1EsataPort2;
  UINT8 CbsCmnFchSata1EsataPort3;
  UINT8 CbsCmnFchSata1EsataPort4;
  UINT8 CbsCmnFchSata1EsataPort5;
  UINT8 CbsCmnFchSata1EsataPort6;
  UINT8 CbsCmnFchSata1EsataPort7;
  UINT8 CbsCmnFchSata2EsataPort0;
  UINT8 CbsCmnFchSata2EsataPort1;
  UINT8 CbsCmnFchSata2EsataPort2;
  UINT8 CbsCmnFchSata2EsataPort3;
  UINT8 CbsCmnFchSata2EsataPort4;
  UINT8 CbsCmnFchSata2EsataPort5;
  UINT8 CbsCmnFchSata2EsataPort6;
  UINT8 CbsCmnFchSata2EsataPort7;
  UINT8 CbsCmnFchSata3EsataPort0;
  UINT8 CbsCmnFchSata3EsataPort1;
  UINT8 CbsCmnFchSata3EsataPort2;
  UINT8 CbsCmnFchSata3EsataPort3;
  UINT8 CbsCmnFchSata3EsataPort4;
  UINT8 CbsCmnFchSata3EsataPort5;
  UINT8 CbsCmnFchSata3EsataPort6;
  UINT8 CbsCmnFchSata3EsataPort7;
  UINT8 CbsCmnFchSata0Sgpio0;
  UINT8 CbsCmnFchSata1Sgpio0;
  UINT8 CbsCmnFchSata2Sgpio0;
  UINT8 CbsCmnFchSata3Sgpio0;
  UINT8 CbsCmnFchUsbXHCI0Enable;
  UINT8 CbsCmnFchUsbXHCI1Enable;
  UINT8 CbsDbgFchUSBeccSMIEnable;
  UINT8 CbsCmnFchUsbXHCI0HsPort0;
  UINT8 CbsCmnFchUsbXHCI0HsPort1;
  UINT8 CbsCmnFchUsbXHCI1HsPort0;
  UINT8 CbsCmnFchUsbXHCI1HsPort1;
  UINT8 CbsCmnFchUsbXHCI0SsPort0;
  UINT8 CbsCmnFchUsbXHCI0SsPort1;
  UINT8 CbsCmnFchUsbXHCI1SsPort0;
  UINT8 CbsCmnFchUsbXHCI1SsPort1;
  UINT8 CbsCmnFchSystemPwrFailShadow;
  UINT8 CbsCmnFchUart0Config;
  UINT8 CbsCmnFchUart0LegacyConfig;
  UINT8 CbsCmnFchUart1Config;
  UINT8 CbsCmnFchUart1LegacyConfig;
  UINT8 CbsCmnFchUart2Config;
  UINT8 CbsCmnFchUart2LegacyConfig;
  UINT8 CbsCmnFchUart3Config;
  UINT8 CbsCmnFchUart3LegacyConfig;
  UINT8 CbsCmnFchEspiConfig;
  UINT8 CbsCmnFchAlinkRasSupport;
  UINT8 CbsDbgFchSyncfloodEnable;
  UINT8 CbsCmnBootTimerEnable;
  UINT8 CbsCmnBootTimerResetType;
  UINT8 CbsCmnFchSystemWDTEnable;
  UINT8 CbsCmnFchSystemSpreadSpectrum;
  UINT8 CbsCmnTDPCtlRs;
  UINT32 CbsCmnTDPLimitRs;
  UINT8 CbsCmnPPTCtlRs;
  UINT32 CbsCmnPPTLimitRs;
  UINT8 CbsCmnDeterminismCtlRs;
  UINT8 CbsCmnDeterminismEnable;
  UINT32 Removed_5;
  UINT8 Removed_6;
  UINT8 CbsCmnApbdis;
  UINT8 CbsCmnApbdisDfPstateRs;
  UINT8 CbsCmnEfficiencyModeEnRs;
  UINT8 CbsCmnBoostFmaxEnRs;
  UINT32 CbsCmnBoostFmaxRs;
  UINT8 CbsCmnGnbSMUDffoRs;
  UINT8 CbsCmnGnbSMUDfloRs;
  UINT8 CbsCmnGnbSmuDfCstatesRs;
  UINT8 CbsCmnGnbSmuCppcRs;
  UINT8 CbsCmnGnbSmuCppcPreferredCoresRs;
  UINT8 CbsCmnGnbSMUHsmpSupport;
  UINT8 CbsCmnSvi3SvcSpeedCtl;
  UINT8 CbsCmnSvi3SvcSpeed;
  UINT8 CbsCmnX3dStackOverride;
  UINT8 CbsCmnSmuFclkFrequency;
  UINT8 CbsCmnSocTpmSupport;
  UINT8 CbsCmnSocScpcLevels;
  UINT8 CbsCmnSocScpcAutoEnablement;
  UINT8 CbsCmnSocAblConOut;
  UINT8 CbsCmnSocAblConOutSerialPort;
  UINT8 CbsCmnSocAblConOutBasic;
  UINT8 CbsCmnSocAblPmuMsgCtrl;
  UINT8 CbsDfCmnPspErrInj;
  UINT8 CbsDramSurvivesWarmReset;
  UINT8 CbsCmnPspRpmcSwitch;
  UINT8 CbsCmnSocFarEnforced;
  UINT32 CbsCmnSocSplFuse;
  UINT32 CbsCmnSocSplValueInTbl;
  UINT32 CbsCmnSocInitSplForFar;
  UINT8 CbsCmnSocFarSwitch;
  UINT8 CbsCmnPT21USBLateDisable;
  UINT8 CbsCmnPT21RevisionId;
  UINT8 CbsCmnPT21PMEnable;
  UINT8 CbsCmnPT21PcieP0;
  UINT8 CbsCmnPT21PcieP0Speed;
  UINT8 CbsCmnPT21PcieP0LaneRev;
  UINT8 CbsCmnPT21PcieP1;
  UINT8 CbsCmnPT21PcieP1Speed;
  UINT8 CbsCmnPT21PcieP2;
  UINT8 CbsCmnPT21PcieP2Speed;
  UINT8 CbsCmnPT21PcieP2LaneRev;
  UINT8 CbsCmnPT21PcieP3;
  UINT8 CbsCmnPT21PcieP3Speed;
  UINT8 CbsCmnPT21PcieP4;
  UINT8 CbsCmnPT21PcieP4Speed;
  UINT8 CbsCmnPT21PcieP4LaneRev;
  UINT8 CbsCmnPT21PcieP5;
  UINT8 CbsCmnPT21PcieP5Speed;
  UINT8 CbsCmnPT21PcieP6;
  UINT8 CbsCmnPT21PcieP6Speed;
  UINT8 CbsCmnPT21PcieP6LaneRev;
  UINT8 CbsCmnPT21PcieP7;
  UINT8 CbsCmnPT21PcieP7Speed;
  UINT8 CbsCmnPT21PcieP8;
  UINT8 CbsCmnPT21PcieP8Speed;
  UINT8 CbsCmnPT21PcieP8LaneRev;
  UINT8 CbsCmnPT21PcieP9;
  UINT8 CbsCmnPT21PcieP9Speed;
  UINT8 CbsCmnPT21PcieP10;
  UINT8 CbsCmnPT21PcieP10Speed;
  UINT8 CbsCmnPT21PcieP10LaneRev;
  UINT8 CbsCmnPT21PcieP11;
  UINT8 CbsCmnPT21PcieP11Speed;
  UINT8 CbsCmnPT21SataClass;
  UINT8 CbsCmnPT21SataPort0;
  UINT8 CbsCmnPT21SataPort1;
  UINT8 CbsCmnPT21SataPort2;
  UINT8 CbsCmnPT21SataPort3;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP0;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP1;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP2;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP3;
  UINT8 CbsDbgPT21XhciP0Gen;
  UINT8 CbsDbgPT21XhciP1Gen;
  UINT8 CbsDbgPT21XhciP2Gen;
  UINT8 CbsDbgPT21XhciP3Gen;
  UINT8 CbsDbgPT21XhciP4Gen;
  UINT8 CbsDbgPT21XhciP5Gen;
  UINT8 CbsCmnPT21Usb3GenSelect;
  UINT8 CbsCmnPT21Usb3P0;
  UINT8 CbsCmnPT21Usb3P1;
  UINT8 CbsCmnPT21Usb3P2;
  UINT8 CbsCmnPT21Usb3P3;
  UINT8 CbsCmnPT21Usb3P4;
  UINT8 CbsCmnPT21Usb3P5;
  UINT8 CbsCmnPT21Usb2P0;
  UINT8 CbsCmnPT21Usb2P1;
  UINT8 CbsCmnPT21Usb2P2;
  UINT8 CbsCmnPT21Usb2P3;
  UINT8 CbsCmnPT21Usb2P4;
  UINT8 CbsCmnPT21Usb2P5;
  UINT8 CbsCmnPT21Usb2P6;
  UINT8 CbsCmnPT21Usb2P7;
  UINT8 CbsCmnPT21Usb2P8;
  UINT8 CbsCmnPT21Usb2P9;
  UINT8 CbsCmnPT21Usb2P10;
  UINT8 CbsCmnPT21Usb2P11;
  UINT8 CbsCmnPT21L4Usb3P0;
  UINT8 CbsCmnPT21L4Usb3P1;
  UINT8 CbsCmnPT21L4Usb3P2;
  UINT8 CbsCmnPT21L4Usb3P3;
  UINT8 CbsCmnPT21L4Usb2P0;
  UINT8 CbsCmnPT21L4Usb2P1;
  UINT8 CbsCmnPT21L4Usb2P2;
  UINT8 CbsCmnPT21L4Usb2P3;
  UINT8 CbsCmnPT21L4Usb2P4;
  UINT8 CbsCmnPT21L4Usb2P5;
  UINT8 CbsCmnPT21L4Usb2P6;
  UINT8 CbsCmnPT21L4Usb2P7;
  UINT8 CbsCmnPT21L4Usb2P8;
  UINT8 CbsCmnPT21L4Usb2P9;
  UINT8 CbsCmnPT21SIProgEnable;
  UINT8 CbsCmnPT21SataP0Gen1Swing;
  UINT8 CbsCmnPT21SataP0Gen2Swing;
  UINT8 CbsCmnPT21SataP0Gen3Swing;
  UINT8 CbsCmnPT21SataP0Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP0Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP0Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen1Swing;
  UINT8 CbsCmnPT21SataP1Gen2Swing;
  UINT8 CbsCmnPT21SataP1Gen3Swing;
  UINT8 CbsCmnPT21SataP1Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen1Swing;
  UINT8 CbsCmnPT21SataP2Gen2Swing;
  UINT8 CbsCmnPT21SataP2Gen3Swing;
  UINT8 CbsCmnPT21SataP2Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen1Swing;
  UINT8 CbsCmnPT21SataP3Gen2Swing;
  UINT8 CbsCmnPT21SataP3Gen3Swing;
  UINT8 CbsCmnPT21SataP3Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen3EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen1Swing;
  UINT8 CbsCmnPT21USB3P0Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Swing;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen1Swing;
  UINT8 CbsCmnPT21USB3P1Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Swing;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen1Swing;
  UINT8 CbsCmnPT21USB3P2Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Swing;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen1Swing;
  UINT8 CbsCmnPT21USB3P3Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Swing;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen1Swing;
  UINT8 CbsCmnPT21USB3P4Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Swing;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen1Swing;
  UINT8 CbsCmnPT21USB3P5Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Swing;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB2P0SlewRate;
  UINT8 CbsCmnPT21USB2P0DrivingCurrent;
  UINT8 CbsCmnPT21USB2P0Termination;
  UINT8 CbsCmnPT21USB2P1SlewRate;
  UINT8 CbsCmnPT21USB2P1DrivingCurrent;
  UINT8 CbsCmnPT21USB2P1Termination;
  UINT8 CbsCmnPT21USB2P4SlewRate;
  UINT8 CbsCmnPT21USB2P4DrivingCurrent;
  UINT8 CbsCmnPT21USB2P4Termination;
  UINT8 CbsCmnPT21USB2P5SlewRate;
  UINT8 CbsCmnPT21USB2P5DrivingCurrent;
  UINT8 CbsCmnPT21USB2P5Termination;
  UINT8 CbsCmnPT21USB2P8SlewRate;
  UINT8 CbsCmnPT21USB2P8DrivingCurrent;
  UINT8 CbsCmnPT21USB2P8Termination;
  UINT8 CbsCmnPT21USB2P9SlewRate;
  UINT8 CbsCmnPT21USB2P9DrivingCurrent;
  UINT8 CbsCmnPT21USB2P9Termination;
  UINT8 CbsCmnCxlControl;
  UINT8 CbsCmnCxlEncryption;
  UINT8 CbsCmnCxlSpm;
  UINT8 CbsCmnCxlDvsecLock;
  UINT8 CbsCmnCxlTempGen5Advertisement;
  UINT8 CbsDbgSyncHeaderByPass;
  UINT8 CbsCmnCxlSpeculativeReads;
  UINT8 CbsCmnCxlProtocolErrorReporting;
  UINT8 CbsCmnCxlComponentErrorReporting;
  UINT8 Removed_7;
  UINT16 CbsCmnFchI2c0SdaTxHoldValue;
  UINT16 CbsCmnFchI2c1SdaTxHoldValue;
  UINT16 CbsCmnFchI2c2SdaTxHoldValue;
  UINT16 CbsCmnFchI2c3SdaTxHoldValue;
  UINT16 CbsCmnFchI2c4SdaTxHoldValue;
  UINT16 CbsCmnFchI2c5SdaTxHoldValue;
  UINT8 CbsCmnFchI2c0SdaRxHoldValue;
  UINT8 CbsCmnFchI2c1SdaRxHoldValue;
  UINT8 CbsCmnFchI2c2SdaRxHoldValue;
  UINT8 CbsCmnFchI2c3SdaRxHoldValue;
  UINT8 CbsCmnFchI2c4SdaRxHoldValue;
  UINT8 CbsCmnFchI2c5SdaRxHoldValue;
  UINT8 CbsCmnFchI3c0SdaHoldValue;
  UINT8 CbsCmnFchI3c1SdaHoldValue;
  UINT8 CbsCmnFchI3c2SdaHoldValue;
  UINT8 CbsCmnFchI3c3SdaHoldValue;
  UINT8 CbsDbgTjMaxCtlRs;
  UINT32 CbsDbgTjMaxRs;
  UINT8 CbsCmnMemRxDatChnDlyDdr;
  UINT8 CbsCmnMemTxDatChnDlyDdr;
  UINT8 CbsCmnMemTxCtrlChnDlyDdr;
  UINT8 CbsDbgGnbSmuPcieSpeedController;
  UINT8 CbsCmnGnbSmuPCIeSpeedControl;
  UINT8 CbsCmnSocDrtmSupport;
  UINT8 CbsCmnSocSmmIsolationSupport;
  UINT8 CbsCmnFchI3cModeSpeed;
  UINT8 CbsCmnMemRefManagementDdr;
  UINT8 CbsCmnMemRAAIMTDdr;
  UINT8 CbsCmnMemRAAMMTDdr;
  UINT8 CbsCmnMemRAARefDecMultiplierDdr;
  UINT32 CbsCmnPT21CorrectableErrorMask;
  UINT8 CbsCmnNbioPcieNonPcieCompliantSupport;
  UINT8 CbsCmnPT21USB3P0Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen1Squelch;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16PreshootEn;
  UINT8 Reserved[929];
} CBS_CONFIG;  // ADDED FROM GENERIC DEFINITIONS

