0.6
2018.2
Jul 26 2018
19:36:16
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sim_1/imports/new/TB_register_bank.vhd,1685815628,vhdl,,,,tb_register_bank,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd,1685801644,vhdl,,,,decoder_2_to_4,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd,1685801644,vhdl,,,,decoder_3_to_8,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Reg.vhd,1685801644,vhdl,,,,reg,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/register_bank.vhd,1685815563,vhdl,,,,register_bank,,,,,,,,
