###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        11696   # Number of WRITE/WRITEP commands
num_reads_done                 =      1356894   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1173359   # Number of read row buffer hits
num_read_cmds                  =      1356892   # Number of READ/READP commands
num_writes_done                =        11709   # Number of read requests issued
num_write_row_hits             =         4400   # Number of write row buffer hits
num_act_cmds                   =       191671   # Number of ACT commands
num_pre_cmds                   =       191646   # Number of PRE commands
num_ondemand_pres              =       168626   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9499409   # Cyles of rank active rank.0
rank_active_cycles.1           =      9307816   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       500591   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       692184   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1275256   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36733   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13520   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6478   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6574   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4387   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1870   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1303   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1283   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          716   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20532   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =            9   # Write cmd latency (cycles)
write_latency[100-119]         =           12   # Write cmd latency (cycles)
write_latency[120-139]         =           19   # Write cmd latency (cycles)
write_latency[140-159]         =           18   # Write cmd latency (cycles)
write_latency[160-179]         =           34   # Write cmd latency (cycles)
write_latency[180-199]         =           39   # Write cmd latency (cycles)
write_latency[200-]            =        11559   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       435208   # Read request latency (cycles)
read_latency[40-59]            =       159868   # Read request latency (cycles)
read_latency[60-79]            =       127753   # Read request latency (cycles)
read_latency[80-99]            =        83375   # Read request latency (cycles)
read_latency[100-119]          =        68772   # Read request latency (cycles)
read_latency[120-139]          =        61024   # Read request latency (cycles)
read_latency[140-159]          =        50141   # Read request latency (cycles)
read_latency[160-179]          =        41856   # Read request latency (cycles)
read_latency[180-199]          =        34792   # Read request latency (cycles)
read_latency[200-]             =       294097   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.83864e+07   # Write energy
read_energy                    =  5.47099e+09   # Read energy
act_energy                     =  5.24412e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40284e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.32248e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92763e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80808e+09   # Active standby energy rank.1
average_read_latency           =      156.961   # Average read request latency (cycles)
average_interarrival           =      7.30646   # Average request interarrival latency (cycles)
total_energy                   =  1.90667e+10   # Total energy (pJ)
average_power                  =      1906.67   # Average power (mW)
average_bandwidth              =      11.6787   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12780   # Number of WRITE/WRITEP commands
num_reads_done                 =      1475371   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1189639   # Number of read row buffer hits
num_read_cmds                  =      1475367   # Number of READ/READP commands
num_writes_done                =        12796   # Number of read requests issued
num_write_row_hits             =         4874   # Number of write row buffer hits
num_act_cmds                   =       295123   # Number of ACT commands
num_pre_cmds                   =       295100   # Number of PRE commands
num_ondemand_pres              =       271733   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9368373   # Cyles of rank active rank.0
rank_active_cycles.1           =      9371978   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       631627   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       628022   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1397712   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        37402   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12106   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6028   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6556   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3750   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1563   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1144   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          671   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20189   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =            5   # Write cmd latency (cycles)
write_latency[120-139]         =           10   # Write cmd latency (cycles)
write_latency[140-159]         =           20   # Write cmd latency (cycles)
write_latency[160-179]         =           26   # Write cmd latency (cycles)
write_latency[180-199]         =           37   # Write cmd latency (cycles)
write_latency[200-]            =        12670   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       357620   # Read request latency (cycles)
read_latency[40-59]            =       148705   # Read request latency (cycles)
read_latency[60-79]            =       151393   # Read request latency (cycles)
read_latency[80-99]            =        98123   # Read request latency (cycles)
read_latency[100-119]          =        82576   # Read request latency (cycles)
read_latency[120-139]          =        76987   # Read request latency (cycles)
read_latency[140-159]          =        62125   # Read request latency (cycles)
read_latency[160-179]          =        52272   # Read request latency (cycles)
read_latency[180-199]          =        44811   # Read request latency (cycles)
read_latency[200-]             =       400751   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.37978e+07   # Write energy
read_energy                    =  5.94868e+09   # Read energy
act_energy                     =  8.07457e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.03181e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.01451e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84586e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84811e+09   # Active standby energy rank.1
average_read_latency           =      190.544   # Average read request latency (cycles)
average_interarrival           =      6.71936   # Average request interarrival latency (cycles)
total_energy                   =  1.98232e+10   # Total energy (pJ)
average_power                  =      1982.32   # Average power (mW)
average_bandwidth              =       12.699   # Average bandwidth
