// Seed: 4184573806
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  always @((id_3) == 1 or negedge id_2) begin
    id_1 = id_2;
  end
  logic id_4;
  assign id_1 = 1;
endmodule
