begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2015 Adrian Chadd<adrian@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<net/ethernet.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuregs.h>
end_include

begin_include
include|#
directive|include
file|<machine/hwfunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xxreg.h>
end_include

begin_comment
comment|//#include<mips/atheros/ar934xreg.h>
end_comment

begin_include
include|#
directive|include
file|<mips/atheros/qca955xreg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_cpudef.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_setup.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_chip.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/qca955x_chip.h>
end_include

begin_function
specifier|static
name|void
name|qca955x_chip_detect_mem_size
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_detect_sys_frequency
parameter_list|(
name|void
parameter_list|)
block|{
name|unsigned
name|long
name|ref_rate
decl_stmt|;
name|unsigned
name|long
name|cpu_rate
decl_stmt|;
name|unsigned
name|long
name|ddr_rate
decl_stmt|;
name|unsigned
name|long
name|ahb_rate
decl_stmt|;
name|uint32_t
name|pll
decl_stmt|,
name|out_div
decl_stmt|,
name|ref_div
decl_stmt|,
name|nint
decl_stmt|,
name|frac
decl_stmt|,
name|clk_ctrl
decl_stmt|,
name|postdiv
decl_stmt|;
name|uint32_t
name|cpu_pll
decl_stmt|,
name|ddr_pll
decl_stmt|;
name|uint32_t
name|bootstrap
decl_stmt|;
name|bootstrap
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_RESET_REG_BOOTSTRAP
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootstrap
operator|&
name|QCA955X_BOOTSTRAP_REF_CLK_40
condition|)
name|ref_rate
operator|=
literal|40
operator|*
literal|1000
operator|*
literal|1000
expr_stmt|;
else|else
name|ref_rate
operator|=
literal|25
operator|*
literal|1000
operator|*
literal|1000
expr_stmt|;
name|pll
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_PLL_CPU_CONFIG_REG
argument_list|)
expr_stmt|;
name|out_div
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_CPU_CONFIG_OUTDIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CPU_CONFIG_OUTDIV_MASK
expr_stmt|;
name|ref_div
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_CPU_CONFIG_REFDIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CPU_CONFIG_REFDIV_MASK
expr_stmt|;
name|nint
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_CPU_CONFIG_NINT_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CPU_CONFIG_NINT_MASK
expr_stmt|;
name|frac
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_CPU_CONFIG_NFRAC_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CPU_CONFIG_NFRAC_MASK
expr_stmt|;
name|cpu_pll
operator|=
name|nint
operator|*
name|ref_rate
operator|/
name|ref_div
expr_stmt|;
name|cpu_pll
operator|+=
name|frac
operator|*
name|ref_rate
operator|/
operator|(
name|ref_div
operator|*
operator|(
literal|1
operator|<<
literal|6
operator|)
operator|)
expr_stmt|;
name|cpu_pll
operator|/=
operator|(
literal|1
operator|<<
name|out_div
operator|)
expr_stmt|;
name|pll
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_PLL_DDR_CONFIG_REG
argument_list|)
expr_stmt|;
name|out_div
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_DDR_CONFIG_OUTDIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_DDR_CONFIG_OUTDIV_MASK
expr_stmt|;
name|ref_div
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_DDR_CONFIG_REFDIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_DDR_CONFIG_REFDIV_MASK
expr_stmt|;
name|nint
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_DDR_CONFIG_NINT_SHIFT
operator|)
operator|&
name|QCA955X_PLL_DDR_CONFIG_NINT_MASK
expr_stmt|;
name|frac
operator|=
operator|(
name|pll
operator|>>
name|QCA955X_PLL_DDR_CONFIG_NFRAC_SHIFT
operator|)
operator|&
name|QCA955X_PLL_DDR_CONFIG_NFRAC_MASK
expr_stmt|;
name|ddr_pll
operator|=
name|nint
operator|*
name|ref_rate
operator|/
name|ref_div
expr_stmt|;
name|ddr_pll
operator|+=
name|frac
operator|*
name|ref_rate
operator|/
operator|(
name|ref_div
operator|*
operator|(
literal|1
operator|<<
literal|10
operator|)
operator|)
expr_stmt|;
name|ddr_pll
operator|/=
operator|(
literal|1
operator|<<
name|out_div
operator|)
expr_stmt|;
name|clk_ctrl
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_PLL_CLK_CTRL_REG
argument_list|)
expr_stmt|;
name|postdiv
operator|=
operator|(
name|clk_ctrl
operator|>>
name|QCA955X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CLK_CTRL_CPU_POST_DIV_MASK
expr_stmt|;
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_CPU_PLL_BYPASS
condition|)
name|cpu_rate
operator|=
name|ref_rate
expr_stmt|;
elseif|else
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL
condition|)
name|cpu_rate
operator|=
name|ddr_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
else|else
name|cpu_rate
operator|=
name|cpu_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
name|postdiv
operator|=
operator|(
name|clk_ctrl
operator|>>
name|QCA955X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CLK_CTRL_DDR_POST_DIV_MASK
expr_stmt|;
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_DDR_PLL_BYPASS
condition|)
name|ddr_rate
operator|=
name|ref_rate
expr_stmt|;
elseif|else
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL
condition|)
name|ddr_rate
operator|=
name|cpu_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
else|else
name|ddr_rate
operator|=
name|ddr_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
name|postdiv
operator|=
operator|(
name|clk_ctrl
operator|>>
name|QCA955X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT
operator|)
operator|&
name|QCA955X_PLL_CLK_CTRL_AHB_POST_DIV_MASK
expr_stmt|;
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_AHB_PLL_BYPASS
condition|)
name|ahb_rate
operator|=
name|ref_rate
expr_stmt|;
elseif|else
if|if
condition|(
name|clk_ctrl
operator|&
name|QCA955X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL
condition|)
name|ahb_rate
operator|=
name|ddr_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
else|else
name|ahb_rate
operator|=
name|cpu_pll
operator|/
operator|(
name|postdiv
operator|+
literal|1
operator|)
expr_stmt|;
if|#
directive|if
literal|0
block|ath79_add_sys_clkdev("ref", ref_rate); 	ath79_add_sys_clkdev("cpu", cpu_rate); 	ath79_add_sys_clkdev("ddr", ddr_rate); 	ath79_add_sys_clkdev("ahb", ahb_rate);  	clk_add_alias("wdt", NULL, "ref", NULL); 	clk_add_alias("uart", NULL, "ref", NULL);
endif|#
directive|endif
name|u_ar71xx_ddr_freq
operator|=
name|ddr_rate
expr_stmt|;
name|u_ar71xx_cpu_freq
operator|=
name|cpu_rate
expr_stmt|;
name|u_ar71xx_ahb_freq
operator|=
name|ahb_rate
expr_stmt|;
name|u_ar71xx_wdt_freq
operator|=
name|ref_rate
expr_stmt|;
name|u_ar71xx_uart_freq
operator|=
name|ref_rate
expr_stmt|;
name|u_ar71xx_mdio_freq
operator|=
name|ref_rate
expr_stmt|;
name|u_ar71xx_refclk
operator|=
name|ref_rate
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_device_stop
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|QCA955X_RESET_REG_RESET_MODULE
argument_list|,
name|reg
operator||
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_device_start
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|QCA955X_RESET_REG_RESET_MODULE
argument_list|,
name|reg
operator|&
operator|~
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|qca955x_chip_device_stopped
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|QCA955X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|reg
operator|&
name|mask
operator|)
operator|==
name|mask
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_set_mii_speed
parameter_list|(
name|uint32_t
name|unit
parameter_list|,
name|uint32_t
name|speed
parameter_list|)
block|{
comment|/* XXX TODO */
return|return;
block|}
end_function

begin_comment
comment|/*  * XXX TODO !!  */
end_comment

begin_function
specifier|static
name|void
name|qca955x_chip_set_pll_ge
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|speed
parameter_list|,
name|uint32_t
name|pll
parameter_list|)
block|{
if|#
directive|if
literal|0
block|switch (unit) { 	case 0: 		ATH_WRITE_REG(AR934X_PLL_ETH_XMII_CONTROL_REG, pll); 		break; 	case 1:
comment|/* XXX nothing */
block|break; 	default: 		printf("%s: invalid PLL set for arge unit: %d\n", 		    __func__, unit); 		return; 	}
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_ddr_flush_ge
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
if|#
directive|if
literal|0
block|switch (unit) { 	case 0: 		ar71xx_ddr_flush(AR934X_DDR_REG_FLUSH_GE0); 		break; 	case 1: 		ar71xx_ddr_flush(AR934X_DDR_REG_FLUSH_GE1); 		break; 	default: 		printf("%s: invalid DDR flush for arge unit: %d\n", 		    __func__, unit); 		return; 	}
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_ddr_flush_ip2
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|0
block|ar71xx_ddr_flush(AR934X_DDR_REG_FLUSH_WMAC);
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|qca955x_chip_get_eth_pll
parameter_list|(
name|unsigned
name|int
name|mac
parameter_list|,
name|int
name|speed
parameter_list|)
block|{
if|#
directive|if
literal|0
block|uint32_t pll;  	switch (speed) { 	case 10: 		pll = AR934X_PLL_VAL_10; 		break; 	case 100: 		pll = AR934X_PLL_VAL_100; 		break; 	case 1000: 		pll = AR934X_PLL_VAL_1000; 		break; 	default: 		printf("%s%d: invalid speed %d\n", __func__, mac, speed); 		pll = 0; 	} 	return (pll);
else|#
directive|else
return|return
operator|(
literal|0
operator|)
return|;
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_reset_ethernet_switch
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|0
block|ar71xx_device_stop(AR934X_RESET_ETH_SWITCH); 	DELAY(100); 	ar71xx_device_start(AR934X_RESET_ETH_SWITCH); 	DELAY(100);
endif|#
directive|endif
block|}
end_function

begin_if
if|#
directive|if
literal|0
end_if

begin_endif
unit|static void qca955x_configure_gmac(uint32_t gmac_cfg) { 	uint32_t reg;  	reg = ATH_READ_REG(AR934X_GMAC_REG_ETH_CFG); 	printf("%s: ETH_CFG=0x%08x\n", __func__, reg);  	reg&= ~(AR934X_ETH_CFG_RGMII_GMAC0 | AR934X_ETH_CFG_MII_GMAC0 | 	    AR934X_ETH_CFG_MII_GMAC0 | AR934X_ETH_CFG_SW_ONLY_MODE | 	    AR934X_ETH_CFG_SW_PHY_SWAP);  	reg |= gmac_cfg;  	ATH_WRITE_REG(AR934X_GMAC_REG_ETH_CFG, reg); }
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|void
name|qca955x_chip_init_usb_peripheral
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|0
block|uint32_t reg;  	reg = ATH_READ_REG(AR934X_RESET_REG_BOOTSTRAP); 	if (reg& AR934X_BOOTSTRAP_USB_MODE_DEVICE) 		return;  	ar71xx_device_stop(AR934X_RESET_USBSUS_OVERRIDE); 	DELAY(100);  	ar71xx_device_start(AR934X_RESET_USB_PHY); 	DELAY(100);  	ar71xx_device_start(AR934X_RESET_USB_PHY_ANALOG); 	DELAY(100);  	ar71xx_device_start(AR934X_RESET_USB_HOST); 	DELAY(100);
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_set_mii_if
parameter_list|(
name|uint32_t
name|unit
parameter_list|,
name|uint32_t
name|mii_mode
parameter_list|)
block|{
comment|/* 	 * XXX ! 	 * 	 * Nothing to see here; although gmac0 can have its 	 * MII configuration changed, the register values 	 * are slightly different. 	 */
block|}
end_function

begin_comment
comment|/*  * XXX TODO: fetch default MII divider configuration  */
end_comment

begin_function
specifier|static
name|void
name|qca955x_chip_reset_wmac
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* XXX TODO */
block|}
end_function

begin_function
specifier|static
name|void
name|qca955x_chip_init_gmac
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|0
block|long gmac_cfg;  	if (resource_long_value("ar934x_gmac", 0, "gmac_cfg",&gmac_cfg) == 0) { 		printf("%s: gmac_cfg=0x%08lx\n", 		    __func__, 		    (long) gmac_cfg); 		ar934x_configure_gmac((uint32_t) gmac_cfg); 	}
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/*  * Reset the NAND Flash Controller.  *  * + active=1 means "make it active".  * + active=0 means "make it inactive".  */
end_comment

begin_function
specifier|static
name|void
name|qca955x_chip_reset_nfc
parameter_list|(
name|int
name|active
parameter_list|)
block|{
if|#
directive|if
literal|0
block|if (active) { 		ar71xx_device_start(AR934X_RESET_NANDF); 		DELAY(100);  		ar71xx_device_start(AR934X_RESET_ETH_SWITCH_ANALOG); 		DELAY(250); 	} else { 		ar71xx_device_stop(AR934X_RESET_ETH_SWITCH_ANALOG); 		DELAY(250);  		ar71xx_device_stop(AR934X_RESET_NANDF); 		DELAY(100); 	}
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/*  * Configure the GPIO output mux setup.  *  * The AR934x introduced an output mux which allowed  * certain functions to be configured on any pin.  * Specifically, the switch PHY link LEDs and  * WMAC external RX LNA switches are not limited to  * a specific GPIO pin.  */
end_comment

begin_function
specifier|static
name|void
name|qca955x_chip_gpio_output_configure
parameter_list|(
name|int
name|gpio
parameter_list|,
name|uint8_t
name|func
parameter_list|)
block|{
if|#
directive|if
literal|0
block|uint32_t reg, s; 	uint32_t t;  	if (gpio> QCA955X_GPIO_COUNT) 		return;  	reg = AR934X_GPIO_REG_OUT_FUNC0 + 4 * (gpio / 4); 	s = 8 * (gpio % 4);
comment|/* read-modify-write */
block|t = ATH_READ_REG(AR71XX_GPIO_BASE + reg); 	t&= ~(0xff<< s); 	t |= func<< s; 	ATH_WRITE_REG(AR71XX_GPIO_BASE + reg, t);
comment|/* flush write */
block|ATH_READ_REG(AR71XX_GPIO_BASE + reg);
endif|#
directive|endif
block|}
end_function

begin_decl_stmt
name|struct
name|ar71xx_cpu_def
name|qca955x_chip_def
init|=
block|{
operator|&
name|qca955x_chip_detect_mem_size
block|,
operator|&
name|qca955x_chip_detect_sys_frequency
block|,
operator|&
name|qca955x_chip_device_stop
block|,
operator|&
name|qca955x_chip_device_start
block|,
operator|&
name|qca955x_chip_device_stopped
block|,
operator|&
name|qca955x_chip_set_pll_ge
block|,
operator|&
name|qca955x_chip_set_mii_speed
block|,
operator|&
name|qca955x_chip_set_mii_if
block|,
operator|&
name|qca955x_chip_ddr_flush_ge
block|,
operator|&
name|qca955x_chip_get_eth_pll
block|,
operator|&
name|qca955x_chip_ddr_flush_ip2
block|,
operator|&
name|qca955x_chip_init_usb_peripheral
block|,
operator|&
name|qca955x_chip_reset_ethernet_switch
block|,
operator|&
name|qca955x_chip_reset_wmac
block|,
operator|&
name|qca955x_chip_init_gmac
block|,
operator|&
name|qca955x_chip_reset_nfc
block|,
operator|&
name|qca955x_chip_gpio_output_configure
block|, }
decl_stmt|;
end_decl_stmt

end_unit

