Return-Path: <kvm+bounces-45092-lists+kvm=lfdr.de@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id 7AE3DAA5F74
	for <lists+kvm@lfdr.de>; Thu,  1 May 2025 15:46:17 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 2EA6B1B68641
	for <lists+kvm@lfdr.de>; Thu,  1 May 2025 13:46:29 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id EEC6318A6DB;
	Thu,  1 May 2025 13:46:10 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="TjpBhHo/"
X-Original-To: kvm@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21ED22DC794;
	Thu,  1 May 2025 13:46:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1746107170; cv=none; b=LtyC3/Cik/Z1Id3KbsOxtCREGu9DIVP19ksi514089JJuFhmgsxJSscFbIxwHIRM6vdJdXKBA5UQHHQ/Cr/0sxfEcwqjW4fKCd9HU8B+wepMpdtd6VdhckXluXyTe1GeFpChPh6IAMgd5i0GOw6bWroI/kaEaL56YNnlKWY/Dr8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1746107170; c=relaxed/simple;
	bh=DBcb4vGMgtLXDkEja9DRwj/Y7M2tNJnzDXLZYt3Rcv0=;
	h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References:
	 MIME-Version:Content-Type; b=Z77MXCJq9CiWYPSpFYKPJ8CSGe26GW9SzKjMtGpqpsSfJUuf5tk0mpQGUues5cEUbFlDUsRHLXkU7vpb8Vqv6hsaeZMxxyKonymUOoLGmtleFBrN8FG3de+CVaEzLAbGeu4A1A2Evic302ifbdbU3OivXPsUQ/MJHOKR7oxaam0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=TjpBhHo/; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 85B2CC4CEE3;
	Thu,  1 May 2025 13:46:09 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1746107169;
	bh=DBcb4vGMgtLXDkEja9DRwj/Y7M2tNJnzDXLZYt3Rcv0=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
	b=TjpBhHo//sgMruPnvtP93ByjmMmbw/X8h6Qd6oWZYNP/sSeB4vw57yynIGIyBrAL8
	 ytrweyr5qaGX9Vr1143JjiKtAGmCHTUfOstUE+9zso9hUs2/DOo26tZZc/W21m1wO/
	 bwGbOBjkbfPKRYKpLdIJztw4pgvBGBlVebvqXStOMaupNsPb/e2AHhTNqIE0G+h92T
	 jxJoxR6aIknWUnlawstOB2zkXQbgT5skJggauQ541p/jyW/yeSb4bJ+5GBjyGQwjYp
	 gLx3qLWaj/8OX83lDfvvREOUyj21TET5HmxYYUYEEMriE7efcUQ1yeh/LmZsW5SJGU
	 wIRFBmIfY4Acw==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
	by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.95)
	(envelope-from <maz@kernel.org>)
	id 1uAUEp-00Aaa2-9C;
	Thu, 01 May 2025 14:46:07 +0100
Date: Thu, 01 May 2025 14:46:06 +0100
Message-ID: <86wmb0h2ap.wl-maz@kernel.org>
From: Marc Zyngier <maz@kernel.org>
To: Joey Gouly <joey.gouly@arm.com>
Cc: kvmarm@lists.linux.dev,
	kvm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Oliver Upton <oliver.upton@linux.dev>,
	Zenghui Yu <yuzenghui@huawei.com>,
	Mark Rutland <mark.rutland@arm.com>,
	Fuad Tabba <tabba@google.com>,
	Will Deacon <will@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>
Subject: Re: [PATCH v3 08/42] arm64: sysreg: Add registers trapped by HFG{R,W}TR2_EL2
In-Reply-To: <20250501101136.GE1859293@e124191.cambridge.arm.com>
References: <20250426122836.3341523-1-maz@kernel.org>
	<20250426122836.3341523-9-maz@kernel.org>
	<20250501101136.GE1859293@e124191.cambridge.arm.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/30.1
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
Precedence: bulk
X-Mailing-List: kvm@vger.kernel.org
List-Id: <kvm.vger.kernel.org>
List-Subscribe: <mailto:kvm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:kvm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: joey.gouly@arm.com, kvmarm@lists.linux.dev, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, suzuki.poulose@arm.com, oliver.upton@linux.dev, yuzenghui@huawei.com, mark.rutland@arm.com, tabba@google.com, will@kernel.org, catalin.marinas@arm.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false

On Thu, 01 May 2025 11:11:36 +0100,
Joey Gouly <joey.gouly@arm.com> wrote:
> 
> On Sat, Apr 26, 2025 at 01:28:02PM +0100, Marc Zyngier wrote:
> > Bulk addition of all the system registers trapped by HFG{R,W}TR2_EL2.
> > 
> > The descriptions are extracted from the BSD-licenced JSON file part
> > of the 2025-03 drop from ARM.
> > 
> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> > ---
> >  arch/arm64/tools/sysreg | 395 ++++++++++++++++++++++++++++++++++++++++
> >  1 file changed, 395 insertions(+)
> > 
> > diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg
> > index 6433a3ebcef49..7969e632492bb 100644
> > --- a/arch/arm64/tools/sysreg
> > +++ b/arch/arm64/tools/sysreg
> > @@ -2068,6 +2068,26 @@ Field	1	A
> >  Field	0	M
> >  EndSysreg
> >  
> > +Sysreg	SCTLR_EL12      3	5	1	0	0
> > +Mapping	SCTLR_EL1
> > +EndSysreg
> > +
> > +Sysreg	SCTLRALIAS_EL1  3	0	1	4	6
> > +Mapping	SCTLR_EL1
> > +EndSysreg
> > +
> > +Sysreg	ACTLR_EL1	3	0	1	0	1
> > +Field   63:0    IMPDEF
> > +EndSysreg
> > +
> > +Sysreg	ACTLR_EL12      3	5	1	0	1
> > +Mapping	ACTLR_EL1
> > +EndSysreg
> > +
> > +Sysreg	ACTLRALIAS_EL1  3	0	1	4	5
> > +Mapping	ACTLR_EL1
> > +EndSysreg
> > +
> 
> Do you want to update CPACR_EL1 while you're at it, so that it matches
> CPACRMASK_EL1?

Do you mean adding the TAM and TCPAC bits added by FEAT_NV2p1? Sure,
no problem. I'll probably add that as a separate patch though, as I
want this one to only be concerned with the FEAT_FGT2-controlled
accessors.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.

