// Copyright 2020 OpenHW Group
// Copyright 2020 Datum Technology Corporation
// Copyright 2020 Silicon Labs, Inc.
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.


${DV_UVMT_PATH}/uvmt_cv32e40s_dut_wrap.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_tb.sv

${DV_UVMT_PATH}/uvmt_cv32e40s_clic_interrupt_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_debug_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_triggers_assert_cov.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_fencei_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_integration_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_interrupt_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_pma_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_pmp_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_pmprvfi_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_rvfi_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_umode_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_data_independent_timing_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_hardened_pc_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_reduced_profiling_infrastructure_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_hardened_csrs_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_hardened_csrs_clic_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_hardened_csrs_interrupt_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_hardened_csrs_pmp_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_interface_integrity_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_dummy_and_hint_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_bus_protocol_hardening_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_security_alerts_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_xsecure_assert/uvmt_cv32e40s_xsecure_register_file_ecc_assert.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_zc_assert.sv

${DV_UVMT_PATH}/../assertions/uvmt_cv32e40s_pma_model.sv
${DV_UVMT_PATH}/../assertions/uvmt_cv32e40s_pmp_model.sv
${DV_UVMT_PATH}/support_logic/uvmt_cv32e40s_sl_obi_phases_monitor.sv
${DV_UVMT_PATH}/support_logic/uvmt_cv32e40s_sl_req_attribute_fifo.sv
${DV_UVMT_PATH}/support_logic/uvmt_cv32e40s_sl_trigger_match_mem.sv
${DV_UVMT_PATH}/support_logic/uvmt_cv32e40s_sl_trigger_match.sv
${DV_UVMT_PATH}/support_logic/uvmt_cv32e40s_support_logic.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_pma_cov.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_rvfi_cov.sv
${DV_UVMT_PATH}/uvmt_cv32e40s_umode_cov.sv
