Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan 15 22:14:33 2024
| Host         : marcelopc running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Toplyr_timing_summary_routed.rpt -pb Toplyr_timing_summary_routed.pb -rpx Toplyr_timing_summary_routed.rpx -warn_on_violation
| Design       : Toplyr
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     71          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (323)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (368)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (323)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: KeyBoard_clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: CLOCK_ON_OFF/OneHz_CLK_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/ControlUnit/FSM_onehot_State_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/ControlUnit/FSM_onehot_State_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2_CTRL/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (368)
--------------------------------------------------
 There are 368 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.139        0.000                      0                   53        0.261        0.000                      0                   53        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              4.139        0.000                      0                   53        0.261        0.000                      0                   53        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.771     8.621    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X20Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    12.894    CLOCK_ON_OFF/CLK
    SLICE_X20Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[0]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X20Y45         FDRE (Setup_fdre_C_R)       -0.524    12.760    CLOCK_ON_OFF/counter_vsp_reg[0]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.704ns (21.222%)  route 2.613ns (78.778%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.813     8.663    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y49         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.503    12.895    CLOCK_ON_OFF/CLK
    SLICE_X21Y49         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[25]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    12.856    CLOCK_ON_OFF/counter_vsp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.208%)  route 2.616ns (78.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.815     8.665    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.503    12.895    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[21]/C
                         clock pessimism              0.450    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    12.881    CLOCK_ON_OFF/counter_vsp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.208%)  route 2.616ns (78.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.815     8.665    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.503    12.895    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[22]/C
                         clock pessimism              0.450    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    12.881    CLOCK_ON_OFF/counter_vsp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.208%)  route 2.616ns (78.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.815     8.665    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.503    12.895    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
                         clock pessimism              0.450    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    12.881    CLOCK_ON_OFF/counter_vsp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.208%)  route 2.616ns (78.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.815     8.665    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.503    12.895    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[24]/C
                         clock pessimism              0.450    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    12.881    CLOCK_ON_OFF/counter_vsp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.771     8.621    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    12.894    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[10]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    12.855    CLOCK_ON_OFF/counter_vsp_reg[10]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.771     8.621    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    12.894    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[11]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    12.855    CLOCK_ON_OFF/counter_vsp_reg[11]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.771     8.621    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    12.894    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[12]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    12.855    CLOCK_ON_OFF/counter_vsp_reg[12]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.677     5.346    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  CLOCK_ON_OFF/counter_vsp_reg[23]/Q
                         net (fo=2, routed)           0.862     6.664    CLOCK_ON_OFF/counter_vsp[23]
    SLICE_X20Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  CLOCK_ON_OFF/counter_vsp[25]_i_3/O
                         net (fo=1, routed)           0.939     7.726    CLOCK_ON_OFF/counter_vsp[25]_i_3_n_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.850 r  CLOCK_ON_OFF/counter_vsp[25]_i_1/O
                         net (fo=27, routed)          0.771     8.621    CLOCK_ON_OFF/OneHz_CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    12.894    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[9]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    12.855    CLOCK_ON_OFF/counter_vsp_reg[9]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y46         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[16]/Q
                         net (fo=2, routed)           0.117     1.732    CLOCK_ON_OFF/counter_vsp[16]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  CLOCK_ON_OFF/counter_vsp0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.840    CLOCK_ON_OFF/counter_vsp0_carry__2_n_5
    SLICE_X21Y46         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y46         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[16]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.475    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLOCK_ON_OFF/counter_vsp_reg[24]/Q
                         net (fo=2, routed)           0.117     1.733    CLOCK_ON_OFF/counter_vsp[24]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  CLOCK_ON_OFF/counter_vsp0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.841    CLOCK_ON_OFF/counter_vsp0_carry__4_n_5
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.992    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[24]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    CLOCK_ON_OFF/counter_vsp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[12]/Q
                         net (fo=2, routed)           0.119     1.734    CLOCK_ON_OFF/counter_vsp[12]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CLOCK_ON_OFF/counter_vsp0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.842    CLOCK_ON_OFF/counter_vsp0_carry__1_n_5
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[12]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.475    CLOCK_ON_OFF/CLK
    SLICE_X21Y47         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLOCK_ON_OFF/counter_vsp_reg[20]/Q
                         net (fo=2, routed)           0.120     1.737    CLOCK_ON_OFF/counter_vsp[20]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLOCK_ON_OFF/counter_vsp0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.845    CLOCK_ON_OFF/counter_vsp0_carry__3_n_5
    SLICE_X21Y47         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.992    CLOCK_ON_OFF/CLK
    SLICE_X21Y47         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[20]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.105     1.580    CLOCK_ON_OFF/counter_vsp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y43         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[4]/Q
                         net (fo=2, routed)           0.120     1.736    CLOCK_ON_OFF/counter_vsp[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  CLOCK_ON_OFF/counter_vsp0_carry/O[3]
                         net (fo=1, routed)           0.000     1.844    CLOCK_ON_OFF/counter_vsp0_carry_n_5
    SLICE_X21Y43         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y43         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[4]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[8]/Q
                         net (fo=2, routed)           0.120     1.736    CLOCK_ON_OFF/counter_vsp[8]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  CLOCK_ON_OFF/counter_vsp0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.844    CLOCK_ON_OFF/counter_vsp0_carry__0_n_5
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[8]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[5]/Q
                         net (fo=2, routed)           0.114     1.729    CLOCK_ON_OFF/counter_vsp[5]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  CLOCK_ON_OFF/counter_vsp0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.844    CLOCK_ON_OFF/counter_vsp0_carry__0_n_8
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y44         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[5]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[9]/Q
                         net (fo=2, routed)           0.116     1.731    CLOCK_ON_OFF/counter_vsp[9]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  CLOCK_ON_OFF/counter_vsp0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    CLOCK_ON_OFF/counter_vsp0_carry__1_n_8
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[9]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.475    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLOCK_ON_OFF/counter_vsp_reg[21]/Q
                         net (fo=2, routed)           0.116     1.732    CLOCK_ON_OFF/counter_vsp[21]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  CLOCK_ON_OFF/counter_vsp0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.847    CLOCK_ON_OFF/counter_vsp0_carry__4_n_8
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.992    CLOCK_ON_OFF/CLK
    SLICE_X21Y48         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[21]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    CLOCK_ON_OFF/counter_vsp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_ON_OFF/counter_vsp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_ON_OFF/counter_vsp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.562     1.474    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_ON_OFF/counter_vsp_reg[11]/Q
                         net (fo=2, routed)           0.120     1.736    CLOCK_ON_OFF/counter_vsp[11]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  CLOCK_ON_OFF/counter_vsp0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.847    CLOCK_ON_OFF/counter_vsp0_carry__1_n_6
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.991    CLOCK_ON_OFF/CLK
    SLICE_X21Y45         FDRE                                         r  CLOCK_ON_OFF/counter_vsp_reg[11]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_ON_OFF/counter_vsp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X20Y46    CLOCK_ON_OFF/OneHz_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X20Y45    CLOCK_ON_OFF/counter_vsp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y46    CLOCK_ON_OFF/counter_vsp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y46    CLOCK_ON_OFF/counter_vsp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y46    CLOCK_ON_OFF/counter_vsp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y46    CLOCK_ON_OFF/counter_vsp_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46    CLOCK_ON_OFF/OneHz_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46    CLOCK_ON_OFF/OneHz_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45    CLOCK_ON_OFF/counter_vsp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45    CLOCK_ON_OFF/counter_vsp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46    CLOCK_ON_OFF/OneHz_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46    CLOCK_ON_OFF/OneHz_CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45    CLOCK_ON_OFF/counter_vsp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45    CLOCK_ON_OFF/counter_vsp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    CLOCK_ON_OFF/counter_vsp_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           371 Endpoints
Min Delay           371 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ALUoperation[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.028ns  (logic 6.187ns (44.108%)  route 7.840ns (55.892%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          4.349    10.542    ALUoperation_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    14.028 r  ALUoperation_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.028    ALUoperation[2]
    G14                                                               r  ALUoperation[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ALUoperation[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.130ns  (logic 6.469ns (49.270%)  route 6.661ns (50.730%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          1.997     4.451    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X14Y38         LUT5 (Prop_lut5_I3_O)        0.152     4.603 f  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_3/O
                         net (fo=5, routed)           1.413     6.016    CPU/DP/CODE_MEM_IP/ControlUnit/p_0_in0_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332     6.348 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[0]_inst_i_1/O
                         net (fo=69, routed)          3.250     9.599    ALUoperation_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    13.130 r  ALUoperation_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.130    ALUoperation[0]
    M14                                                               r  ALUoperation[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ALUoperation[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.764ns  (logic 6.241ns (48.896%)  route 6.523ns (51.104%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          3.170     5.624    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.748 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.264     6.012    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[1]_inst_i_2_n_1
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.136 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[1]_inst_i_1/O
                         net (fo=37, routed)          3.089     9.225    ALUoperation_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.764 r  ALUoperation_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.764    ALUoperation[1]
    M15                                                               r  ALUoperation[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.131ns  (logic 3.585ns (29.553%)  route 8.546ns (70.447%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 f  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          0.977    10.718    CPU/ControlUnit/InterruptCTRL/PCoutMux_reg[1][0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  CPU/ControlUnit/InterruptCTRL/PCoutMux[9]_i_1/O
                         net (fo=9, routed)           1.289    12.131    CPU/DP/PCMUX/PCoutMux_reg[1]_1[0]
    SLICE_X14Y37         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.842ns  (logic 3.585ns (30.275%)  route 8.257ns (69.725%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 f  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          0.977    10.718    CPU/ControlUnit/InterruptCTRL/PCoutMux_reg[1][0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  CPU/ControlUnit/InterruptCTRL/PCoutMux[9]_i_1/O
                         net (fo=9, routed)           1.000    11.842    CPU/DP/PCMUX/PCoutMux_reg[1]_1[0]
    SLICE_X17Y38         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.842ns  (logic 3.585ns (30.275%)  route 8.257ns (69.725%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 f  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          0.977    10.718    CPU/ControlUnit/InterruptCTRL/PCoutMux_reg[1][0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  CPU/ControlUnit/InterruptCTRL/PCoutMux[9]_i_1/O
                         net (fo=9, routed)           1.000    11.842    CPU/DP/PCMUX/PCoutMux_reg[1]_1[0]
    SLICE_X17Y38         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.710ns  (logic 3.585ns (30.615%)  route 8.125ns (69.385%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 f  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          0.977    10.718    CPU/ControlUnit/InterruptCTRL/PCoutMux_reg[1][0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  CPU/ControlUnit/InterruptCTRL/PCoutMux[9]_i_1/O
                         net (fo=9, routed)           0.868    11.710    CPU/DP/PCMUX/PCoutMux_reg[1]_1[0]
    SLICE_X15Y36         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 3.585ns (30.901%)  route 8.017ns (69.099%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 r  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          1.737    11.478    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  CPU/DP/CODE_MEM_IP/PCoutMux[9]_i_2/O
                         net (fo=1, routed)           0.000    11.602    CPU/DP/PCMUX/D[7]
    SLICE_X14Y38         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/PCMUX/PCoutMux_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 3.585ns (31.018%)  route 7.973ns (68.982%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          2.412     4.866    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.990 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           1.080     6.070    CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_5_n_1
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.194 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_1/O
                         net (fo=37, routed)          1.280     7.473    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_2
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.597 r  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_12/O
                         net (fo=2, routed)           0.176     7.773    CPU/DP/CODE_MEM_IP/Zero
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10/O
                         net (fo=1, routed)           0.000     7.897    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_n_1
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.111 f  CPU/DP/CODE_MEM_IP/Current_PC_reg[9]_i_6/O
                         net (fo=16, routed)          1.333     9.444    CPU/DP/CODE_MEM_IP/Current_PC[9]_i_10_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.297     9.741 f  CPU/DP/CODE_MEM_IP/Current_PC[9]_i_4/O
                         net (fo=12, routed)          0.977    10.718    CPU/ControlUnit/InterruptCTRL/PCoutMux_reg[1][0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  CPU/ControlUnit/InterruptCTRL/PCoutMux[9]_i_1/O
                         net (fo=9, routed)           0.716    11.558    CPU/DP/PCMUX/PCoutMux_reg[1]_1[0]
    SLICE_X18Y36         FDRE                                         r  CPU/DP/PCMUX/PCoutMux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/DP/aluInst/result_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 4.568ns (39.851%)  route 6.895ns (60.149%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1                     0.000     0.000 r  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 f  CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=18, routed)          1.997     4.451    CPU/DP/CODE_MEM_IP/opcode[1]
    SLICE_X14Y38         LUT5 (Prop_lut5_I3_O)        0.152     4.603 f  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[2]_inst_i_3/O
                         net (fo=5, routed)           1.413     6.016    CPU/DP/CODE_MEM_IP/ControlUnit/p_0_in0_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.332     6.348 r  CPU/DP/CODE_MEM_IP/ALUoperation_OBUF[0]_inst_i_1/O
                         net (fo=69, routed)          2.040     8.388    CPU/DP/CODE_MEM_IP/FSM_onehot_State_reg[2]_3
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.021 r  CPU/DP/CODE_MEM_IP/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/DP/CODE_MEM_IP/result_reg[3]_i_3_n_1
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/DP/CODE_MEM_IP/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/DP/CODE_MEM_IP/result_reg[7]_i_3_n_1
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/DP/CODE_MEM_IP/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/DP/CODE_MEM_IP/result_reg[11]_i_3_n_1
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  CPU/DP/CODE_MEM_IP/result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.363    CPU/DP/CODE_MEM_IP/result_reg[15]_i_3_n_1
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  CPU/DP/CODE_MEM_IP/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.477    CPU/DP/CODE_MEM_IP/result_reg[19]_i_3_n_1
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.716 r  CPU/DP/CODE_MEM_IP/result_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.963    10.679    CPU/DP/CODE_MEM_IP/data0[22]
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.302    10.981 r  CPU/DP/CODE_MEM_IP/result_reg[22]_i_1/O
                         net (fo=1, routed)           0.482    11.463    CPU/DP/aluInst/D[22]
    SLICE_X8Y39          LDCE                                         r  CPU/DP/aluInst/result_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.146ns (63.018%)  route 0.086ns (36.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[2]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[2]/Q
                         net (fo=1, routed)           0.086     0.232    CPU/DP/PCounter/D[1]
    SLICE_X15Y37         FDRE                                         r  CPU/DP/PCounter/PCout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.146ns (62.747%)  route 0.087ns (37.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[9]/C
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[9]/Q
                         net (fo=1, routed)           0.087     0.233    CPU/DP/PCounter/D[8]
    SLICE_X15Y38         FDRE                                         r  CPU/DP/PCounter/PCout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_CTRL/data_curr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_CTRL/key_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.146ns (56.800%)  route 0.111ns (43.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE                         0.000     0.000 r  ps2_CTRL/data_curr_reg[5]/C
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_CTRL/data_curr_reg[5]/Q
                         net (fo=2, routed)           0.111     0.257    ps2_CTRL/p_0_in3_in
    SLICE_X18Y42         FDRE                                         r  ps2_CTRL/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.146ns (50.757%)  route 0.142ns (49.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[8]/C
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[8]/Q
                         net (fo=1, routed)           0.142     0.288    CPU/DP/PCounter/D[7]
    SLICE_X15Y38         FDRE                                         r  CPU/DP/PCounter/PCout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/aluInst/result_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            CPU/DP/aluInst/Carry__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         LDCE                         0.000     0.000 r  CPU/DP/aluInst/result_reg[32]/G
    SLICE_X12Y40         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CPU/DP/aluInst/result_reg[32]/Q
                         net (fo=1, routed)           0.110     0.288    CPU/DP/aluInst/result_reg_n_1_[32]
    SLICE_X12Y39         LDCE                                         r  CPU/DP/aluInst/Carry__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.146ns (47.226%)  route 0.163ns (52.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[5]/C
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[5]/Q
                         net (fo=1, routed)           0.163     0.309    CPU/DP/PCounter/D[4]
    SLICE_X20Y38         FDRE                                         r  CPU/DP/PCounter/PCout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.146ns (47.226%)  route 0.163ns (52.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[7]/C
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[7]/Q
                         net (fo=1, routed)           0.163     0.309    CPU/DP/PCounter/D[6]
    SLICE_X20Y37         FDRE                                         r  CPU/DP/PCounter/PCout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_CTRL/data_curr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_CTRL/key_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.146ns (44.779%)  route 0.180ns (55.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE                         0.000     0.000 r  ps2_CTRL/data_curr_reg[3]/C
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_CTRL/data_curr_reg[3]/Q
                         net (fo=2, routed)           0.180     0.326    ps2_CTRL/p_0_in1_in
    SLICE_X18Y42         FDRE                                         r  ps2_CTRL/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.146ns (44.276%)  route 0.184ns (55.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[3]/C
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[3]/Q
                         net (fo=1, routed)           0.184     0.330    CPU/DP/PCounter/D[2]
    SLICE_X17Y37         FDRE                                         r  CPU/DP/PCounter/PCout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/DP/PCMUX/PCoutMux_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/DP/PCounter/PCout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.146ns (44.276%)  route 0.184ns (55.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE                         0.000     0.000 r  CPU/DP/PCMUX/PCoutMux_reg[6]/C
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/DP/PCMUX/PCoutMux_reg[6]/Q
                         net (fo=1, routed)           0.184     0.330    CPU/DP/PCounter/D[5]
    SLICE_X17Y36         FDRE                                         r  CPU/DP/PCounter/PCout_reg[6]/D
  -------------------------------------------------------------------    -------------------





