library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity decoder is
    port(
        address : in  std_logic_vector(15 downto 0);
        cs_LEDS : out std_logic;
        cs_RAM  : out std_logic;
        cs_ROM  : out std_logic
    );
end decoder;

architecture synth of decoder is
begin


cs : process (address) is
begin
	if(to_integer(unsigned(address)) <= 4092) then
		cs_LEDS <= '0';
		cs_RAM <= '0';
		cs_ROM <= '1';
	else if(to_integer(unsigned(address)) >= 4096 AND to_integer(unsigned(address)) <= 8188) then
			cs_LEDS <= '0';
			cs_RAM <= '1';
			cs_ROM <= '0';
	     else if(to_integer(unsigned(address)) >= 8192 AND to_integer(unsigned(address)) <= 8204) then
				cs_LEDS <= '1';
				cs_RAM <= '0';
				cs_ROM <= '0';
		  else 
				cs_LEDS <= '0';
				cs_RAM <= '0';
				cs_ROM <= '0';
		   end if;
             end if;
          end if;
end process cs;

end synth;
