// Seed: 2002927900
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output wire  id_2,
    input  wire  id_3,
    output tri1  id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output logic id_4
    , id_8,
    output tri0 id_5,
    output tri id_6
);
  module_0(
      id_2, id_5, id_5, id_1, id_6
  );
  assign id_4 = 1;
  reg id_9;
  always id_4 <= #(1) id_9;
  wire id_10;
endmodule
