 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : pe
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:22:45 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: data_valid_accum_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: data_valid_wb_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  data_valid_accum_reg/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  data_valid_accum_reg/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  data_valid_accum (net)                        1                   0.00       0.20 r
  C2984/Z_0 (*SELECT_OP_2.1_2.1_1)                        0.00      0.00       0.20 r
  N824 (net)                                    1                   0.00       0.20 r
  data_valid_wb_reg/next_state (**SEQGEN**)               0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  data_valid_wb_reg/clocked_on (**SEQGEN**)                         0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_5_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_5_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[5] (net)                        1                   0.00       0.20 r
  C2974/Z_5 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N797 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_5_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_5_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_4_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_4_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[4] (net)                        1                   0.00       0.20 r
  C2974/Z_4 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N796 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_4_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_4_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_3_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_3_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[3] (net)                        1                   0.00       0.20 r
  C2974/Z_3 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N795 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_3_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_3_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_2_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_2_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[2] (net)                        1                   0.00       0.20 r
  C2974/Z_2 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N794 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_2_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_2_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_1_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_1_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[1] (net)                        1                   0.00       0.20 r
  C2974/Z_1 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N793 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_1_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_1_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_mult_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_mult_reg_0_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  psum_idx_mult_reg_0_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  psum_idx_mult[0] (net)                        1                   0.00       0.20 r
  C2974/Z_0 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N792 (net)                                    1                   0.00       0.20 r
  psum_idx_accum_reg_0_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_accum_reg_0_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_5_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_5_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[5] (net)                       1                   0.00       0.20 r
  C2975/Z_5 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N803 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_5_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_5_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_4_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_4_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[4] (net)                       1                   0.00       0.20 r
  C2975/Z_4 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N802 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_4_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_4_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_3_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_3_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[3] (net)                       1                   0.00       0.20 r
  C2975/Z_3 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N801 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_3_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_3_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_2_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_2_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[2] (net)                       1                   0.00       0.20 r
  C2975/Z_2 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N800 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_2_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_2_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_1_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_1_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[1] (net)                       1                   0.00       0.20 r
  C2975/Z_1 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N799 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_1_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_1_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_accum_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_wb_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_accum_reg_0_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  psum_idx_accum_reg_0_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  psum_idx_accum[0] (net)                       1                   0.00       0.20 r
  C2975/Z_0 (*SELECT_OP_2.6_2.1_6)                        0.00      0.00       0.20 r
  N798 (net)                                    1                   0.00       0.20 r
  psum_idx_wb_reg_0_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_wb_reg_0_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: filter_ptr_mult_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: filter_ptr_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  filter_ptr_mult_reg_1_/clocked_on (**SEQGEN**)          0.08      0.00       0.20 r
  filter_ptr_mult_reg_1_/Q (**SEQGEN**)                   0.00      0.00       0.20 r
  filter_ptr_mult[1] (net)                      1                   0.00       0.20 r
  C2977/Z_1 (*SELECT_OP_2.2_2.1_2)                        0.00      0.00       0.20 r
  N807 (net)                                    1                   0.00       0.20 r
  filter_ptr_accum_reg_1_/next_state (**SEQGEN**)         0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  filter_ptr_accum_reg_1_/clocked_on (**SEQGEN**)                   0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: filter_ptr_mult_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: filter_ptr_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  filter_ptr_mult_reg_0_/clocked_on (**SEQGEN**)          0.08      0.00       0.20 r
  filter_ptr_mult_reg_0_/Q (**SEQGEN**)                   0.00      0.00       0.20 r
  filter_ptr_mult[0] (net)                      1                   0.00       0.20 r
  C2977/Z_0 (*SELECT_OP_2.2_2.1_2)                        0.00      0.00       0.20 r
  N806 (net)                                    1                   0.00       0.20 r
  filter_ptr_accum_reg_0_/next_state (**SEQGEN**)         0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  filter_ptr_accum_reg_0_/clocked_on (**SEQGEN**)                   0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_mult_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_accum_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_mult_reg_3_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  conv_cnt_mult_reg_3_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  conv_cnt_mult[3] (net)                        1                   0.00       0.20 r
  C2980/Z_3 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N817 (net)                                    1                   0.00       0.20 r
  conv_cnt_accum_reg_3_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_accum_reg_3_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_mult_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_accum_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_mult_reg_2_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  conv_cnt_mult_reg_2_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  conv_cnt_mult[2] (net)                        1                   0.00       0.20 r
  C2980/Z_2 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N816 (net)                                    1                   0.00       0.20 r
  conv_cnt_accum_reg_2_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_accum_reg_2_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_mult_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_mult_reg_1_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  conv_cnt_mult_reg_1_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  conv_cnt_mult[1] (net)                        1                   0.00       0.20 r
  C2980/Z_1 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N815 (net)                                    1                   0.00       0.20 r
  conv_cnt_accum_reg_1_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_accum_reg_1_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_mult_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_mult_reg_0_/clocked_on (**SEQGEN**)            0.08      0.00       0.20 r
  conv_cnt_mult_reg_0_/Q (**SEQGEN**)                     0.00      0.00       0.20 r
  conv_cnt_mult[0] (net)                        1                   0.00       0.20 r
  C2980/Z_0 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N814 (net)                                    1                   0.00       0.20 r
  conv_cnt_accum_reg_0_/next_state (**SEQGEN**)           0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_accum_reg_0_/clocked_on (**SEQGEN**)                     0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_accum_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_wb_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_accum_reg_3_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  conv_cnt_accum_reg_3_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  conv_cnt_accum[3] (net)                       1                   0.00       0.20 r
  C2981/Z_3 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N821 (net)                                    1                   0.00       0.20 r
  conv_cnt_wb_reg_3_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_wb_reg_3_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_accum_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_wb_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_accum_reg_2_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  conv_cnt_accum_reg_2_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  conv_cnt_accum[2] (net)                       1                   0.00       0.20 r
  C2981/Z_2 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N820 (net)                                    1                   0.00       0.20 r
  conv_cnt_wb_reg_2_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_wb_reg_2_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_accum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_wb_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_accum_reg_1_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  conv_cnt_accum_reg_1_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  conv_cnt_accum[1] (net)                       1                   0.00       0.20 r
  C2981/Z_1 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N819 (net)                                    1                   0.00       0.20 r
  conv_cnt_wb_reg_1_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_wb_reg_1_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: conv_cnt_accum_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: conv_cnt_wb_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  conv_cnt_accum_reg_0_/clocked_on (**SEQGEN**)           0.08      0.00       0.20 r
  conv_cnt_accum_reg_0_/Q (**SEQGEN**)                    0.00      0.00       0.20 r
  conv_cnt_accum[0] (net)                       1                   0.00       0.20 r
  C2981/Z_0 (*SELECT_OP_2.4_2.1_4)                        0.00      0.00       0.20 r
  N818 (net)                                    1                   0.00       0.20 r
  conv_cnt_wb_reg_0_/next_state (**SEQGEN**)              0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  conv_cnt_wb_reg_0_/clocked_on (**SEQGEN**)                        0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: data_valid_mult_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: data_valid_accum_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  data_valid_mult_reg/clocked_on (**SEQGEN**)             0.08      0.00       0.20 r
  data_valid_mult_reg/Q (**SEQGEN**)                      0.00      0.00       0.20 r
  data_valid_mult (net)                         1                   0.00       0.20 r
  C2983/Z_0 (*SELECT_OP_2.1_2.1_1)                        0.00      0.00       0.20 r
  N823 (net)                                    1                   0.00       0.20 r
  data_valid_accum_reg/next_state (**SEQGEN**)            0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  data_valid_accum_reg/clocked_on (**SEQGEN**)                      0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: filter_ptr_accum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: filter_ptr_wb_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  filter_ptr_accum_reg_1_/clocked_on (**SEQGEN**)         0.08      0.00       0.20 r
  filter_ptr_accum_reg_1_/Q (**SEQGEN**)                  0.00      0.00       0.20 r
  filter_ptr_accum[1] (net)                     2                   0.00       0.20 r
  C2978/Z_1 (*SELECT_OP_2.2_2.1_2)                        0.00      0.00       0.20 r
  N809 (net)                                    1                   0.00       0.20 r
  filter_ptr_wb_reg_1_/next_state (**SEQGEN**)            0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  filter_ptr_wb_reg_1_/clocked_on (**SEQGEN**)                      0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: filter_ptr_accum_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: filter_ptr_wb_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  filter_ptr_accum_reg_0_/clocked_on (**SEQGEN**)         0.08      0.00       0.20 r
  filter_ptr_accum_reg_0_/Q (**SEQGEN**)                  0.00      0.00       0.20 r
  filter_ptr_accum[0] (net)                     2                   0.00       0.20 r
  C2978/Z_0 (*SELECT_OP_2.2_2.1_2)                        0.00      0.00       0.20 r
  N808 (net)                                    1                   0.00       0.20 r
  filter_ptr_wb_reg_0_/next_state (**SEQGEN**)            0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  filter_ptr_wb_reg_0_/clocked_on (**SEQGEN**)                      0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_mult_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_reg_5_/clocked_on (**SEQGEN**)                 0.08      0.00       0.20 r
  psum_idx_reg_5_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  psum_idx[5] (net)                             6                   0.00       0.20 r
  C2973/Z_5 (*SELECT_OP_2.6_2.1_6)                        0.00      0.01       0.21 r
  N791 (net)                                    1                   0.00       0.21 r
  psum_idx_mult_reg_5_/next_state (**SEQGEN**)            0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_mult_reg_5_/clocked_on (**SEQGEN**)                      0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: psum_idx_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: psum_idx_mult_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  psum_idx_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00       0.20 r
  psum_idx_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  psum_idx[0] (net)                             7                   0.00       0.20 r
  C2973/Z_0 (*SELECT_OP_2.6_2.1_6)                        0.00      0.01       0.21 r
  N786 (net)                                    1                   0.00       0.21 r
  psum_idx_mult_reg_0_/next_state (**SEQGEN**)            0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  psum_idx_mult_reg_0_/clocked_on (**SEQGEN**)                      0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: filter_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: filter_ptr_mult_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  filter_ptr_reg_1_/clocked_on (**SEQGEN**)               0.08      0.00       0.20 r
  filter_ptr_reg_1_/Q (**SEQGEN**)                        0.00      0.00       0.20 r
  filter_ptr[1] (net)                           7                   0.00       0.20 r
  C2976/Z_1 (*SELECT_OP_2.2_2.1_2)                        0.00      0.01       0.21 r
  N805 (net)                                    1                   0.00       0.21 r
  filter_ptr_mult_reg_1_/next_state (**SEQGEN**)          0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  filter_ptr_mult_reg_1_/clocked_on (**SEQGEN**)                    0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


  Startpoint: ifmap_ram_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mult_inA_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe                 ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  ifmap_ram_reg_0__0_/clocked_on (**SEQGEN**)             0.08      0.00       0.20 r
  ifmap_ram_reg_0__0_/Q (**SEQGEN**)                      0.00      0.00       0.20 r
  ifmap_ram[0] (net)                            1                   0.00       0.20 r
  C3025/Z_0 (*SELECT_OP_12.1_12.1_1)                      0.00      0.00       0.20 r
  ifdata_next[0] (net)                          1                   0.00       0.20 r
  C2962/Z_0 (*SELECT_OP_2.8_2.1_8)                        0.00      0.00       0.21 r
  N711 (net)                                    1                   0.00       0.21 r
  mult_inA_reg_0_/next_state (**SEQGEN**)                 0.00      0.00       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 0.50       0.70
  mult_inA_reg_0_/clocked_on (**SEQGEN**)                           0.00       0.70 r
  library hold time                                                 0.00       0.70
  data required time                                                           0.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.70
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.49


1
