--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml GCD.twx GCD.ncd -o GCD.twr GCD.pcf

Design file:              GCD.ncd
Physical constraint file: GCD.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a<0>        |    1.234(R)|      SLOW  |   -0.306(R)|      SLOW  |clk_BUFGP         |   0.000|
a<1>        |    1.164(R)|      SLOW  |   -0.245(R)|      SLOW  |clk_BUFGP         |   0.000|
a<2>        |    1.222(R)|      SLOW  |   -0.291(R)|      SLOW  |clk_BUFGP         |   0.000|
a<3>        |    1.084(R)|      SLOW  |   -0.167(R)|      SLOW  |clk_BUFGP         |   0.000|
a<4>        |    1.125(R)|      SLOW  |   -0.205(R)|      SLOW  |clk_BUFGP         |   0.000|
a<5>        |    1.718(R)|      SLOW  |   -0.708(R)|      SLOW  |clk_BUFGP         |   0.000|
a<6>        |    1.705(R)|      SLOW  |   -0.451(R)|      SLOW  |clk_BUFGP         |   0.000|
a<7>        |    0.603(R)|      SLOW  |    0.307(R)|      SLOW  |clk_BUFGP         |   0.000|
b<0>        |    2.804(R)|      SLOW  |   -1.116(R)|      FAST  |clk_BUFGP         |   0.000|
b<1>        |    2.681(R)|      SLOW  |   -0.840(R)|      SLOW  |clk_BUFGP         |   0.000|
b<2>        |    3.225(R)|      SLOW  |   -1.345(R)|      FAST  |clk_BUFGP         |   0.000|
b<3>        |    2.361(R)|      SLOW  |   -0.603(R)|      SLOW  |clk_BUFGP         |   0.000|
b<4>        |    2.868(R)|      SLOW  |   -1.239(R)|      FAST  |clk_BUFGP         |   0.000|
b<5>        |    2.184(R)|      SLOW  |   -0.475(R)|      SLOW  |clk_BUFGP         |   0.000|
b<6>        |    3.174(R)|      SLOW  |   -1.443(R)|      FAST  |clk_BUFGP         |   0.000|
b<7>        |    2.164(R)|      SLOW  |   -0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
c<0>        |         6.998(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
c<1>        |         7.322(R)|      SLOW  |         3.836(R)|      FAST  |clk_BUFGP         |   0.000|
c<2>        |         6.932(R)|      SLOW  |         3.634(R)|      FAST  |clk_BUFGP         |   0.000|
c<3>        |         7.168(R)|      SLOW  |         3.779(R)|      FAST  |clk_BUFGP         |   0.000|
c<4>        |         7.159(R)|      SLOW  |         3.734(R)|      FAST  |clk_BUFGP         |   0.000|
c<5>        |         7.159(R)|      SLOW  |         3.734(R)|      FAST  |clk_BUFGP         |   0.000|
c<6>        |         6.955(R)|      SLOW  |         3.639(R)|      FAST  |clk_BUFGP         |   0.000|
c<7>        |         7.182(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.555|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec  3 05:07:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



