// Seed: 3124908211
module module_0 (
    output id_0,
    input reg id_1,
    input id_2
    , id_12,
    output reg id_3,
    input reg id_4,
    input id_5,
    output reg id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output id_10,
    input id_11
);
  assign id_9 = id_4;
  logic id_13;
  logic id_14 = 1'b0;
  reg   id_15;
  always #1 begin
    id_15 <= id_4;
    id_3  <= id_2;
    if ((~id_5)) id_6 <= id_1;
    else begin
      id_3 <= 1;
    end
  end
endmodule
