$date
	Fri Mar 18 15:46:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q6_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module inst0 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 3 * q [2:0] $end
$var wire 1 + qb $end
$scope module jk0 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var reg 1 , q $end
$var reg 1 - qbar $end
$upscope $end
$scope module jk1 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 . j $end
$var wire 1 / k $end
$var reg 1 0 q $end
$var reg 1 1 qbar $end
$upscope $end
$scope module jk2 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 2 j $end
$var wire 1 3 k $end
$var reg 1 4 q $end
$var reg 1 5 qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
04
03
02
11
00
0/
0.
1-
0,
1+
b0 *
1)
1(
0'
0&
0%
1$
1#
0"
b0 !
$end
#1
1.
1/
0-
x+
1,
b1 !
b1 *
1"
1&
#2
0"
0&
#3
0.
0/
01
10
1-
x+
0,
b10 !
b10 *
1"
1&
#4
1%
1'
0"
0&
#5
11
1+
00
b0 !
b0 *
1"
1&
#6
0"
0&
#7
1"
1&
#8
0%
0'
0"
0&
#9
1.
1/
0-
x+
1,
b1 !
b1 *
1"
1&
#10
0"
0&
#11
0.
0/
01
10
1-
x+
0,
b10 !
b10 *
1"
1&
#12
0"
0&
#13
12
13
1.
1/
0-
1,
b11 !
b11 *
1"
1&
#14
0"
0&
#15
02
03
0.
0/
05
14
11
x+
00
1-
0,
b100 !
b100 *
1"
1&
#16
0"
0&
#17
1.
1/
0-
1,
b101 !
b101 *
1"
1&
#18
0"
0&
#19
0.
0/
01
10
1-
0,
b110 !
b110 *
1"
1&
#20
0"
0&
#21
12
13
1.
1/
0-
0+
1,
b111 !
b111 *
1"
1&
#22
0"
0&
#23
02
03
0.
0/
15
04
11
00
1-
1+
0,
b0 !
b0 *
1"
1&
#24
0"
0&
#25
1.
1/
0-
x+
1,
b1 !
b1 *
1"
1&
#26
0"
0&
#27
0.
0/
01
10
1-
x+
0,
b10 !
b10 *
1"
1&
#28
0"
0&
#29
