## Build-a-RISC-V-CPU (edX course)

Course: LinuxFoundationX LFD111x

Platform: Makerchip

Language: TL-Verilog


* No need declare signal/wires 
* No need testbench, provides random stimulus.
* [Website](https://www.redwoodeda.com/tl-verilog)

## Lab

* L1: Full adder
* L2: Calculator (Combinational)
* L3: Calculator (Sequential)
* L4: Counter


