Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 10 16:32:44 2022
| Host         : SE106-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_baxys_timing_summary_routed.rpt -pb top_baxys_timing_summary_routed.pb -rpx top_baxys_timing_summary_routed.rpx -warn_on_violation
| Design       : top_baxys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (362)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (784)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (362)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: S15 (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk25Hz/Clk2_reg/Q (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clk25MHz/clk25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (784)
--------------------------------------------------
 There are 784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.895        0.000                      0                   25        0.155        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.895        0.000                      0                   25        0.155        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.986ns (47.789%)  route 2.170ns (52.211%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.021 r  clk25Hz/CPT_25_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    clk25Hz/CPT_25_reg[16]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.240 r  clk25Hz/CPT_25_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.240    clk25Hz/CPT_25_reg[20]_i_1_n_7
    SLICE_X30Y44         FDCE                                         r  clk25Hz/CPT_25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y44         FDCE                                         r  clk25Hz/CPT_25_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDCE (Setup_fdce_C_D)        0.109    15.135    clk25Hz/CPT_25_reg[20]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.973ns (47.625%)  route 2.170ns (52.375%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.227 r  clk25Hz/CPT_25_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.227    clk25Hz/CPT_25_reg[16]_i_1_n_6
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    clk25Hz/CPT_25_reg[17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.965ns (47.524%)  route 2.170ns (52.476%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.219 r  clk25Hz/CPT_25_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.219    clk25Hz/CPT_25_reg[16]_i_1_n_4
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    clk25Hz/CPT_25_reg[19]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.889ns (46.541%)  route 2.170ns (53.459%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.143 r  clk25Hz/CPT_25_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.143    clk25Hz/CPT_25_reg[16]_i_1_n_5
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    clk25Hz/CPT_25_reg[18]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.869ns (46.276%)  route 2.170ns (53.724%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.904    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.123 r  clk25Hz/CPT_25_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.123    clk25Hz/CPT_25_reg[16]_i_1_n_7
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    clk25Hz/CPT_25_reg[16]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.856ns (46.103%)  route 2.170ns (53.897%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.110 r  clk25Hz/CPT_25_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.110    clk25Hz/CPT_25_reg[12]_i_1_n_6
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444    14.785    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    clk25Hz/CPT_25_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.848ns (45.996%)  route 2.170ns (54.004%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.102 r  clk25Hz/CPT_25_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.102    clk25Hz/CPT_25_reg[12]_i_1_n_4
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444    14.785    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    clk25Hz/CPT_25_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.772ns (44.954%)  route 2.170ns (55.046%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.026 r  clk25Hz/CPT_25_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.026    clk25Hz/CPT_25_reg[12]_i_1_n_5
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444    14.785    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    clk25Hz/CPT_25_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.752ns (44.674%)  route 2.170ns (55.326%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.787    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.006 r  clk25Hz/CPT_25_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.006    clk25Hz/CPT_25_reg[12]_i_1_n_7
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444    14.785    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    clk25Hz/CPT_25_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.739ns (44.490%)  route 2.170ns (55.510%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  clk25Hz/CPT_25_reg[6]/Q
                         net (fo=2, routed)           0.948     6.550    clk25Hz/CPT_25_reg[6]
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.674 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.222     7.896    clk25Hz/Clk2_i_5_n_0
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     8.020    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.553 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.993 r  clk25Hz/CPT_25_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.993    clk25Hz/CPT_25_reg[8]_i_1_n_6
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444    14.785    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)        0.109    15.134    clk25Hz/CPT_25_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk25MHz/buff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.987%)  route 0.331ns (64.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25MHz/clk100_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  clk25MHz/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk25MHz/buff_reg/Q
                         net (fo=2, routed)           0.331     1.917    clk25MHz/buff
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.962 r  clk25MHz/clk25_i_1/O
                         net (fo=1, routed)           0.000     1.962    clk25MHz/clk25_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk25MHz/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.833     1.960    clk25MHz/clk100_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk25MHz/clk25_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    clk25MHz/clk25_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk25Hz/Clk2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/Clk2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  clk25Hz/Clk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk25Hz/Clk2_reg/Q
                         net (fo=2, routed)           0.168     1.754    clk25Hz/Clk_Acc
    SLICE_X31Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  clk25Hz/Clk2_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk25Hz/Clk2_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  clk25Hz/Clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  clk25Hz/Clk2_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.091     1.536    clk25Hz/Clk2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.148     1.757    clk25Hz/CPT_25_reg[15]
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk25Hz/CPT_25[12]_i_2/O
                         net (fo=1, routed)           0.000     1.802    clk25Hz/CPT_25[12]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  clk25Hz/CPT_25_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    clk25Hz/CPT_25_reg[12]_i_1_n_4
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.134     1.579    clk25Hz/CPT_25_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  clk25Hz/CPT_25_reg[3]/Q
                         net (fo=2, routed)           0.148     1.756    clk25Hz/CPT_25_reg[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     1.801    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  clk25Hz/CPT_25_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk25Hz/CPT_25_reg[0]_i_1_n_4
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.134     1.578    clk25Hz/CPT_25_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk25Hz/CPT_25_reg[11]/Q
                         net (fo=2, routed)           0.149     1.758    clk25Hz/CPT_25_reg[11]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  clk25Hz/CPT_25[8]_i_2/O
                         net (fo=1, routed)           0.000     1.803    clk25Hz/CPT_25[8]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  clk25Hz/CPT_25_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    clk25Hz/CPT_25_reg[8]_i_1_n_4
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.134     1.579    clk25Hz/CPT_25_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk25Hz/CPT_25_reg[7]/Q
                         net (fo=2, routed)           0.149     1.758    clk25Hz/CPT_25_reg[7]
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  clk25Hz/CPT_25[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    clk25Hz/CPT_25[4]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  clk25Hz/CPT_25_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    clk25Hz/CPT_25_reg[4]_i_1_n_4
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.134     1.579    clk25Hz/CPT_25_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.563     1.446    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.149     1.759    clk25Hz/CPT_25_reg[19]
    SLICE_X30Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  clk25Hz/CPT_25[16]_i_2/O
                         net (fo=1, routed)           0.000     1.804    clk25Hz/CPT_25[16]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  clk25Hz/CPT_25_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    clk25Hz/CPT_25_reg[16]_i_1_n_4
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.134     1.580    clk25Hz/CPT_25_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  clk25Hz/CPT_25_reg[0]/Q
                         net (fo=3, routed)           0.174     1.782    clk25Hz/CPT_25_reg[0]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  clk25Hz/CPT_25[0]_i_6/O
                         net (fo=1, routed)           0.000     1.827    clk25Hz/CPT_25[0]_i_6_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  clk25Hz/CPT_25_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    clk25Hz/CPT_25_reg[0]_i_1_n_7
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  clk25Hz/CPT_25_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.134     1.578    clk25Hz/CPT_25_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk25Hz/CPT_25_reg[12]/Q
                         net (fo=2, routed)           0.174     1.783    clk25Hz/CPT_25_reg[12]
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  clk25Hz/CPT_25[12]_i_5/O
                         net (fo=1, routed)           0.000     1.828    clk25Hz/CPT_25[12]_i_5_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  clk25Hz/CPT_25_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    clk25Hz/CPT_25_reg[12]_i_1_n_7
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.134     1.579    clk25Hz/CPT_25_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk25Hz/CPT_25_reg[8]/Q
                         net (fo=2, routed)           0.174     1.783    clk25Hz/CPT_25_reg[8]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  clk25Hz/CPT_25[8]_i_5/O
                         net (fo=1, routed)           0.000     1.828    clk25Hz/CPT_25[8]_i_5_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  clk25Hz/CPT_25_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    clk25Hz/CPT_25_reg[8]_i_1_n_7
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    clk25Hz/clk100_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.134     1.579    clk25Hz/CPT_25_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   clk25Hz/CPT_25_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   clk25Hz/CPT_25_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   clk25Hz/CPT_25_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   clk25Hz/CPT_25_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   clk25Hz/CPT_25_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   clk25Hz/CPT_25_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   clk25Hz/CPT_25_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   clk25Hz/CPT_25_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   clk25Hz/CPT_25_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   clk25Hz/CPT_25_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk25MHz/clk25_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clk25Hz/CPT_25_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clk25Hz/CPT_25_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clk25Hz/CPT_25_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clk25Hz/CPT_25_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   clk25Hz/CPT_25_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   clk25Hz/CPT_25_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   clk25MHz/buff_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   clk25MHz/cpt_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   clk25Hz/CPT_25_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39   clk25Hz/CPT_25_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   clk25Hz/CPT_25_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   clk25Hz/CPT_25_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   clk25Hz/CPT_25_reg[5]/C



