Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Mar 14 10:53:40 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                11198        0.019        0.000                      0                11198        9.020        0.000                       0                  4513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.182        0.000                      0                11198        0.019        0.000                      0                11198        9.020        0.000                       0                  4513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.315ns  (logic 9.056ns (46.886%)  route 10.259ns (53.114%))
  Logic Levels:           28  (CARRY4=15 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.767     7.581    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.705 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.783     8.488    system_i/EV/SD_0/inst/mult1/p1/act[1]
    SLICE_X55Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.612 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__2_i_14__0/O
                         net (fo=1, routed)           0.000     8.612    system_i/EV/SD_0/inst/mult1/p1/out0_carry__2_i_14__0_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/EV/SD_0/inst/mult1/p1/out0_carry__2_i_9__0_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.478 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__3_i_9__0/O[1]
                         net (fo=4, routed)           1.040    10.518    system_i/EV/SD_0/inst/mult1/p1/in004_out[5]
    SLICE_X53Y60         LUT4 (Prop_lut4_I0_O)        0.303    10.821 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__4_i_8__0/O
                         net (fo=1, routed)           0.000    10.821    system_i/EV/SD_0/inst/mult1/p1/out0_carry__4_i_8__0_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.353 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.353    system_i/EV/SD_0/inst/mult1/p1/out0_carry__4_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.687 r  system_i/EV/SD_0/inst/mult1/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.574    12.261    system_i/EV/SD_0/inst/mult1/p1/in1[25]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.564 r  system_i/EV/SD_0/inst/mult1/p1/out0__93_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    12.564    system_i/EV/SD_0/inst/mult1/p1/out0__93_carry__5_i_3__0_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  system_i/EV/SD_0/inst/mult1/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.114    system_i/EV/SD_0/inst/mult1/p1/out0__93_carry__5_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.448 r  system_i/EV/SD_0/inst/mult1/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.610    14.058    system_i/EV/SD_0/inst/plus1/out0[29]
    SLICE_X50Y62         LUT2 (Prop_lut2_I0_O)        0.303    14.361 r  system_i/EV/SD_0/inst/plus1/panjang_r1[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.361    system_i/EV/SD_0/inst/plus1/panjang_r1[28]_INST_0_i_3_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.004 f  system_i/EV/SD_0/inst/plus1/panjang_r1[28]_INST_0/O[3]
                         net (fo=31, routed)          0.766    15.770    system_i/EV/SD_0/inst/plus1/panjang_r1[31]
    SLICE_X49Y59         LUT4 (Prop_lut4_I3_O)        0.301    16.071 r  system_i/EV/SD_0/inst/plus1/panjang_w1[1]_INST_0/O
                         net (fo=11, routed)          0.952    17.023    system_i/EV/SD_0/inst/plus1/D[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.326    17.349 r  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.349    system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_64_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.881 r  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.881    system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_39_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.995 r  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.995    system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_21_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.109 r  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.109    system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_3_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 f  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.316    19.539    system_i/EV/SD_0/inst/plus1/comp/level_r14
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    19.663 r  system_i/EV/SD_0/inst/plus1/next_state[2]_INST_0/O
                         net (fo=20, routed)          1.009    20.672    system_i/EV/RD_0/inst/analyzer0/reg1/state[2]
    SLICE_X43Y66         LUT4 (Prop_lut4_I3_O)        0.152    20.824 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_4__1/O
                         net (fo=1, routed)           0.893    21.717    system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_4__1_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.043 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1/O
                         net (fo=1, routed)           0.154    22.197    system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    22.321 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.321    system_i/EV/RD_0/inst/analyzer0/reg1/w_min0[0]
    SLICE_X39Y70         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.468    22.647    system_i/EV/RD_0/inst/analyzer0/reg1/clk
    SLICE_X39Y70         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)        0.029    22.503    system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                         -22.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 8.493ns (45.131%)  route 10.325ns (54.869%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 22.775 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.743    21.824    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.596    22.775    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    22.890    
                         clock uncertainty           -0.302    22.588    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.022    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -21.824    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 9.128ns (47.375%)  route 10.140ns (52.625%))
  Logic Levels:           28  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.124    21.205    system_i/EV/RD_0/inst/analyzer0/reg0/state[4]
    SLICE_X41Y65         LUT6 (Prop_lut6_I1_O)        0.124    21.329 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_4/O
                         net (fo=1, routed)           0.000    21.329    system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_4_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    21.541 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    21.975    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.299    22.274 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.274    system_i/EV/RD_0/inst/analyzer0/reg0/w_max0[0]
    SLICE_X41Y65         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.473    22.652    system_i/EV/RD_0/inst/analyzer0/reg0/clk
    SLICE_X41Y65         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.031    22.510    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.510    
                         arrival time                         -22.274    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.655ns  (logic 8.493ns (45.526%)  route 10.162ns (54.474%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.580    21.661    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.538    22.717    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    22.832    
                         clock uncertainty           -0.302    22.530    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    21.964    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -21.661    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.623ns  (logic 8.493ns (45.604%)  route 10.130ns (54.396%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.548    21.629    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.522    22.701    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.830    
                         clock uncertainty           -0.302    22.528    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    21.962    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.664ns  (logic 8.493ns (45.504%)  route 10.171ns (54.496%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.589    21.670    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.579    22.758    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.229    22.987    
                         clock uncertainty           -0.302    22.685    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.119    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.119    
                         arrival time                         -21.670    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 8.741ns (45.933%)  route 10.289ns (54.067%))
  Logic Levels:           27  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.274    21.355    system_i/EV/RD_0/inst/analyzer0/reg2/state[4]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    21.479 r  system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_2/O
                         net (fo=1, routed)           0.433    21.912    system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.036 r  system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_1/O
                         net (fo=1, routed)           0.000    22.036    system_i/EV/RD_0/inst/analyzer0/reg2/w_mid0[0]
    SLICE_X35Y67         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.472    22.651    system_i/EV/RD_0/inst/analyzer0/reg2/clk
    SLICE_X35Y67         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.029    22.507    system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.507    
                         arrival time                         -22.036    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.601ns  (logic 8.493ns (45.659%)  route 10.108ns (54.341%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.761    17.633    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.327    17.960 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    17.960    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_71_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.510 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.510    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_48_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.624 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.624    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.738 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.738    system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_12_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.852 f  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.106    19.957    system_i/EV/SD_0/inst/plus2/comp/level_r243_in
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.081 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.526    21.607    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y11         RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.578    22.757    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.229    22.986    
                         clock uncertainty           -0.302    22.684    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.118    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.118    
                         arrival time                         -21.607    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 8.272ns (44.855%)  route 10.170ns (55.145%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 22.775 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.767     7.581    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.705 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.847     8.553    system_i/EV/SD_0/inst/mult3/p1/act[1]
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.677 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_14__2/O
                         net (fo=1, routed)           0.000     8.677    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_14__2_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.209 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.543 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           1.084    10.627    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.303    10.930 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.930    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.462 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.462    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.796 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.782    12.579    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.303    12.882 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.882    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.432 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.432    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.766 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.709    14.474    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X51Y69         LUT2 (Prop_lut2_I0_O)        0.303    14.777 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.777    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          0.769    16.187    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.306    16.493 r  system_i/EV/SD_0/inst/plus3/panjang_w3[2]_INST_0/O
                         net (fo=11, routed)          0.899    17.392    system_i/EV/SD_0/inst/plus3/D[2]
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.124    17.516 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    17.516    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_107_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.066 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_76_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_49_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.294    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_22_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.408 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.286    19.695    system_i/EV/SD_0/inst/plus3/comp/level_r331_in
    SLICE_X47Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.819 r  system_i/EV/SD_0/inst/plus3/next_state[6]_INST_0/O
                         net (fo=15, routed)          1.629    21.448    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.596    22.775    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    22.890    
                         clock uncertainty           -0.302    22.588    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    22.022    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -21.448    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.424ns  (logic 8.493ns (46.098%)  route 9.931ns (53.902%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=1 LUT4=6 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 22.775 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.712     3.006    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y59         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.678     4.140    system_i/CU_0/inst/max_episode[1]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.264    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.814 r  system_i/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.814    system_i/CU_0/inst/epsilon0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.928    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.262 r  system_i/CU_0/inst/epsilon0_carry__1/O[1]
                         net (fo=2, routed)           0.717     5.979    system_i/CU_0/inst/in7[9]
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.303     6.282 r  system_i/CU_0/inst/sel_act_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.282    system_i/CU_0/inst/sel_act_carry__0_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.814 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.762     7.576    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.700 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.990     8.690    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.814 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.814    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.364 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.364    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           1.011    10.709    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X52Y73         LUT4 (Prop_lut4_I0_O)        0.303    11.012 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    11.012    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.544 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.544    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.654    12.532    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.303    12.835 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.835    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.385    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.719 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.839    14.558    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.303    14.861 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.861    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.504 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.065    16.569    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X39Y64         LUT4 (Prop_lut4_I3_O)        0.303    16.872 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.634    17.506    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.327    17.833 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    17.833    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_107_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.383 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.383    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_76_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.497 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.497    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_49_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.611 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.611    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_22_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.725 f  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           0.924    19.649    system_i/EV/SD_0/inst/plus2/comp/level_r234_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124    19.773 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0/O
                         net (fo=22, routed)          1.657    21.430    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        1.596    22.775    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    22.890    
                         clock uncertainty           -0.302    22.588    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    22.022    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                  0.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.569     0.905    system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/Q
                         net (fo=1, routed)           0.171     1.223    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.878     1.244    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.204    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.984%)  route 0.227ns (58.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.546     0.882    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.227     1.272    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X50Y74         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.804     1.170    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y74         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.250    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.626%)  route 0.224ns (61.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.637     0.973    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y103        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=3, routed)           0.224     1.338    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_1[11]
    SLICE_X52Y105        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.906     1.272    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X52Y105        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.075     1.308    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.802%)  route 0.179ns (46.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.544     0.880    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y80         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.179     1.223    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.268 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.268    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[25]
    SLICE_X49Y80         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.814     1.180    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y80         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092     1.237    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.555     0.891    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X45Y90         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.100     1.132    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X46Y89         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.822     1.188    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y89         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.871%)  route 0.201ns (55.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.542     0.878    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y78         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.201     1.243    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[0]
    SLICE_X42Y78         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.812     1.178    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.052     1.195    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.243%)  route 0.211ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.551     0.887    system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y81         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.211     1.245    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.858     1.224    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     1.186    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.668%)  route 0.195ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.550     0.886    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y89         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.195     1.208    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.147    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.668%)  route 0.195ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.550     0.886    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y89         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.195     1.208    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.147    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.668%)  route 0.195ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.550     0.886    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y89         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.195     1.208    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4513, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y90         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.147    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y77  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y77  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y77  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y77  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y74  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



