// Seed: 1561480456
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input  logic id_1
);
  type_4(
      {id_1, 1}, id_0
  );
endmodule
