

================================================================
== Vivado HLS Report for 'Conv1DMac_new413'
================================================================
* Date:           Wed Apr 26 23:44:00 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     647|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       21|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     370|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       21|      0|     370|     958|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_U130            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_U131            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U132  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U133  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                                |                                |        0|      0|  0|  68|
    +-------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights16_m_weights_3_U  |Conv1DMac_new413_VhK  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_2_U  |Conv1DMac_new413_WhU  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_1_U  |Conv1DMac_new413_Xh4  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_s_U  |Conv1DMac_new413_Yie  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       21|  0|   0|  65536|   21|     4|       344064|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_658_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_2_fu_747_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_3_fu_494_p2                |     *    |      0|  0|  41|           8|           6|
    |p_Val2_s_fu_569_p2                |     *    |      0|  0|  41|           8|           5|
    |indvar_flatten_next7_fu_333_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_465_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_873_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_882_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_891_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_850_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_387_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1184_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1323_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1462_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_9_fu_1045_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_459_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_649_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_738_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_827_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_844_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_114_fu_447_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_728_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_817_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_836_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_639_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_115_mid_fu_381_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten7_fu_327_p2       |   icmp   |      0|  0|  18|          21|          22|
    |exitcond_flatten_fu_339_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_120_fu_633_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_134_fu_453_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_255_1_fu_722_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_811_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_554_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_883_fu_375_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_117_fu_609_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_123_fu_698_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_127_fu_787_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_131_fu_530_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_855_fu_393_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_471_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_435_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_345_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_427_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_361_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_399_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_114_mid2_fu_419_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_114_mid_fu_353_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_369_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 647|         271|         268|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten7_reg_251    |   9|          2|   21|         42|
    |indvar_flatten_reg_262     |   9|          2|   16|         32|
    |macRegisters_0_V_3_fu_170  |   9|          2|    8|         16|
    |macRegisters_1_V_3_fu_174  |   9|          2|    8|         16|
    |macRegisters_2_V_3_fu_178  |   9|          2|    8|         16|
    |macRegisters_3_V_3_fu_182  |   9|          2|    8|         16|
    |nm_reg_273                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_284                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1508      |   1|   0|    1|          0|
    |indvar_flatten7_reg_251         |  21|   0|   21|          0|
    |indvar_flatten_reg_262          |  16|   0|   16|          0|
    |macRegisters_0_V_3_fu_170       |   8|   0|    8|          0|
    |macRegisters_1_V_3_fu_174       |   8|   0|    8|          0|
    |macRegisters_2_V_3_fu_178       |   8|   0|    8|          0|
    |macRegisters_3_V_3_fu_182       |   8|   0|    8|          0|
    |macRegisters_3_V_reg_1619       |   8|   0|    8|          0|
    |nm_reg_273                      |   7|   0|    7|          0|
    |nm_t_mid2_reg_1517              |   6|   0|    6|          0|
    |sf_reg_284                      |   9|   0|    9|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp1_reg_1604                   |   7|   0|    7|          0|
    |tmp2_reg_1609                   |   7|   0|    7|          0|
    |tmp3_reg_1614                   |   7|   0|    7|          0|
    |tmp_114_reg_1530                |  14|   0|   14|          0|
    |tmp_134_reg_1535                |   1|   0|    1|          0|
    |tmp_255_3_reg_1599              |   1|   0|    1|          0|
    |tmp_89_reg_1589                 |   7|   0|    7|          0|
    |tmp_951_reg_1594                |   1|   0|    1|          0|
    |tmp_V_reg_1569                  |   8|   0|    8|          0|
    |weights16_m_weights_5_reg_1574  |   5|   0|    5|          0|
    |weights16_m_weights_7_reg_1579  |   5|   0|    5|          0|
    |weights16_m_weights_9_reg_1584  |   5|   0|    5|          0|
    |exitcond_flatten7_reg_1508      |  64|  32|    1|          0|
    |nm_t_mid2_reg_1517              |  64|  32|    6|          0|
    |tmp_134_reg_1535                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 370|  96|  186|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new413 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten7)
	3  / (!exitcond_flatten7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str644, i32 0, i32 0, [1 x i8]* @p_str645, [1 x i8]* @p_str646, [1 x i8]* @p_str647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str648, [1 x i8]* @p_str649)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str637, i32 0, i32 0, [1 x i8]* @p_str638, [1 x i8]* @p_str639, [1 x i8]* @p_str640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str641, [1 x i8]* @p_str642)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i21 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next7, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%exitcond_flatten7 = icmp eq i21 %indvar_flatten7, -1048576"   --->   Operation 25 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%indvar_flatten_next7 = add i21 1, %indvar_flatten7"   --->   Operation 26 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_114_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_114_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_883 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_883' <Predicate = (!exitcond_flatten7)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_115_mid = and i1 %tmp_883, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_115_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_855 = or i1 %tmp_115_mid, %exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_855' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_855, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_937 = trunc i7 %nm_1 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_937' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_114_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_937, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_114_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_114_mid2 = select i1 %tmp_115_mid, i14 %tmp_114_mid1, i14 %tmp_114_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_114_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_115_mid, i6 %tmp_937, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_115_mid, i7 %nm_1, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%sf_cast2 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_114 = add i14 %tmp_114_mid2, %sf_cast2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_114' <Predicate = (!exitcond_flatten7)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_134 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_134' <Predicate = (!exitcond_flatten7)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_134, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_115 = zext i14 %tmp_114 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_115' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights16_m_weights_4 = getelementptr [16384 x i5]* @weights16_m_weights_3, i64 0, i64 %tmp_115" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights16_m_weights_4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights16_m_weights_5 = load i5* %weights16_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights16_m_weights_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights16_m_weights_6 = getelementptr [16384 x i5]* @weights16_m_weights_2, i64 0, i64 %tmp_115" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights16_m_weights_6' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights16_m_weights_7 = load i5* %weights16_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights16_m_weights_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights16_m_weights_8 = getelementptr [16384 x i5]* @weights16_m_weights_1, i64 0, i64 %tmp_115" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights16_m_weights_8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights16_m_weights_9 = load i5* %weights16_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights16_m_weights_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights16_m_weights_10 = getelementptr [16384 x i6]* @weights16_m_weights_s, i64 0, i64 %tmp_115" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights16_m_weights_10' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights16_m_weights_11 = load i6* %weights16_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights16_m_weights_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten7)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights16_m_weights_5 = load i5* %weights16_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights16_m_weights_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%weights16_m_weights_7 = load i5* %weights16_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 62 'load' 'weights16_m_weights_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%weights16_m_weights_9 = load i5* %weights16_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 63 'load' 'weights16_m_weights_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 64 [1/2] (2.77ns)   --->   "%weights16_m_weights_11 = load i6* %weights16_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 64 'load' 'weights16_m_weights_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights16_m_weights_11 to i14" [S3/conv1d.h:823]   --->   Operation 65 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_08_cast_cast, %p_0132_3_cast_cast" [S3/conv1d.h:823]   --->   Operation 66 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S3/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_950' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_89 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 68 'partselect' 'tmp_89' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_951 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 69 'bitselect' 'tmp_951' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_952 = trunc i14 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 70 'trunc' 'tmp_952' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_131 = or i1 %tmp_952, %tmp_950" [S3/conv1d.h:823]   --->   Operation 71 'or' 'tmp_131' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 72 'partselect' 'tmp_132' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_133 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_132, i1 %tmp_131)" [S3/conv1d.h:823]   --->   Operation 73 'bitconcatenate' 'tmp_133' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_3 = icmp ne i6 %tmp_133, 0" [S3/conv1d.h:823]   --->   Operation 74 'icmp' 'tmp_255_3' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S3/conv1d.h:836]   --->   Operation 75 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_08_cast1_cast = sext i8 %tmp_V to i13" [S3/conv1d.h:823]   --->   Operation 76 'sext' 'p_08_cast1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i5 %weights16_m_weights_5 to i13" [S3/conv1d.h:823]   --->   Operation 77 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i13 %p_08_cast1_cast, %p_0132_cast_cast" [S3/conv1d.h:823]   --->   Operation 78 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 12)" [S3/conv1d.h:823]   --->   Operation 79 'bitselect' 'tmp_938' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_939 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_s, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_939' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%p_Val2_cast = sext i6 %tmp_939 to i7" [S3/conv1d.h:823]   --->   Operation 81 'sext' 'p_Val2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_940 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 6)" [S3/conv1d.h:823]   --->   Operation 82 'bitselect' 'tmp_940' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_941 = trunc i13 %p_Val2_s to i1" [S3/conv1d.h:823]   --->   Operation 83 'trunc' 'tmp_941' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_117 = or i1 %tmp_941, %tmp_938" [S3/conv1d.h:823]   --->   Operation 84 'or' 'tmp_117' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_118 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_s, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 85 'partselect' 'tmp_118' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_119 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_118, i1 %tmp_117)" [S3/conv1d.h:823]   --->   Operation 86 'bitconcatenate' 'tmp_119' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_120 = icmp ne i6 %tmp_119, 0" [S3/conv1d.h:823]   --->   Operation 87 'icmp' 'tmp_120' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%qb_assign_1 = and i1 %tmp_120, %tmp_940" [S3/conv1d.h:823]   --->   Operation 88 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_121_cast = zext i1 %qb_assign_1 to i7" [S3/conv1d.h:836]   --->   Operation 89 'zext' 'tmp_121_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp1 = add i7 %p_Val2_cast, %tmp_121_cast" [S3/conv1d.h:836]   --->   Operation 90 'add' 'tmp1' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i5 %weights16_m_weights_7 to i13" [S3/conv1d.h:823]   --->   Operation 91 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i13 %p_08_cast1_cast, %p_0132_1_cast_cast" [S3/conv1d.h:823]   --->   Operation 92 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_942 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 12)" [S3/conv1d.h:823]   --->   Operation 93 'bitselect' 'tmp_942' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_943 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_1, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 94 'partselect' 'tmp_943' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%p_Val2_87_1_cast = sext i6 %tmp_943 to i7" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_Val2_87_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_944 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 96 'bitselect' 'tmp_944' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_945 = trunc i13 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 97 'trunc' 'tmp_945' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_123 = or i1 %tmp_945, %tmp_942" [S3/conv1d.h:823]   --->   Operation 98 'or' 'tmp_123' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_124 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_124' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_125 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_124, i1 %tmp_123)" [S3/conv1d.h:823]   --->   Operation 100 'bitconcatenate' 'tmp_125' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_1 = icmp ne i6 %tmp_125, 0" [S3/conv1d.h:823]   --->   Operation 101 'icmp' 'tmp_255_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%qb_assign_1_1 = and i1 %tmp_255_1, %tmp_944" [S3/conv1d.h:823]   --->   Operation 102 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_256_1_cast = zext i1 %qb_assign_1_1 to i7" [S3/conv1d.h:836]   --->   Operation 103 'zext' 'tmp_256_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp2 = add i7 %p_Val2_87_1_cast, %tmp_256_1_cast" [S3/conv1d.h:836]   --->   Operation 104 'add' 'tmp2' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i5 %weights16_m_weights_9 to i13" [S3/conv1d.h:823]   --->   Operation 105 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i13 %p_08_cast1_cast, %p_0132_2_cast_cast" [S3/conv1d.h:823]   --->   Operation 106 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_946 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 12)" [S3/conv1d.h:823]   --->   Operation 107 'bitselect' 'tmp_946' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_947 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_2, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 108 'partselect' 'tmp_947' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_Val2_87_2_cast = sext i6 %tmp_947 to i7" [S3/conv1d.h:823]   --->   Operation 109 'sext' 'p_Val2_87_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_948 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 110 'bitselect' 'tmp_948' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_949 = trunc i13 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 111 'trunc' 'tmp_949' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_127 = or i1 %tmp_949, %tmp_946" [S3/conv1d.h:823]   --->   Operation 112 'or' 'tmp_127' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_128 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 113 'partselect' 'tmp_128' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_129 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_128, i1 %tmp_127)" [S3/conv1d.h:823]   --->   Operation 114 'bitconcatenate' 'tmp_129' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_2 = icmp ne i6 %tmp_129, 0" [S3/conv1d.h:823]   --->   Operation 115 'icmp' 'tmp_255_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%qb_assign_1_2 = and i1 %tmp_255_2, %tmp_948" [S3/conv1d.h:823]   --->   Operation 116 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_256_2_cast = zext i1 %qb_assign_1_2 to i7" [S3/conv1d.h:836]   --->   Operation 117 'zext' 'tmp_256_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp3 = add i7 %p_Val2_87_2_cast, %tmp_256_2_cast" [S3/conv1d.h:836]   --->   Operation 118 'add' 'tmp3' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_90 = sext i7 %tmp_89 to i8" [S3/conv1d.h:823]   --->   Operation 119 'sext' 'tmp_90' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_255_3, %tmp_951" [S3/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_256_3 = zext i1 %qb_assign_1_3 to i8" [S3/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_256_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %macRegisters_3_V_3_s, %tmp_256_3" [S3/conv1d.h:836]   --->   Operation 122 'add' 'tmp4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp4, %tmp_90" [S3/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S3/conv1d.h:844]   --->   Operation 124 'store' <Predicate = (!tmp_134)> <Delay = 1.30>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 125 'store' <Predicate = (tmp_134)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S3/conv1d.h:836]   --->   Operation 126 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S3/conv1d.h:836]   --->   Operation 127 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S3/conv1d.h:836]   --->   Operation 128 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 129 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 130 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2275) nounwind" [S3/conv1d.h:793]   --->   Operation 131 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2275)" [S3/conv1d.h:793]   --->   Operation 132 'specregionbegin' 'tmp_113' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 133 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i7 %tmp1 to i8" [S3/conv1d.h:836]   --->   Operation 134 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.69ns)   --->   "%macRegisters_0_V = add i8 %tmp1_cast, %macRegisters_0_V_3_s" [S3/conv1d.h:836]   --->   Operation 135 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i7 %tmp2 to i8" [S3/conv1d.h:836]   --->   Operation 136 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.69ns)   --->   "%macRegisters_1_V = add i8 %tmp2_cast, %macRegisters_1_V_3_s" [S3/conv1d.h:836]   --->   Operation 137 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3 to i8" [S3/conv1d.h:836]   --->   Operation 138 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.69ns)   --->   "%macRegisters_2_V = add i8 %tmp3_cast, %macRegisters_2_V_3_s" [S3/conv1d.h:836]   --->   Operation 139 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S3/conv1d.h:844]   --->   Operation 140 'store' <Predicate = (!tmp_134)> <Delay = 1.30>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S3/conv1d.h:844]   --->   Operation 141 'store' <Predicate = (!tmp_134)> <Delay = 1.30>
ST_6 : Operation 142 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S3/conv1d.h:844]   --->   Operation 142 'store' <Predicate = (!tmp_134)> <Delay = 1.30>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 143 'br' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 16, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 13, i8 10, i8 0, i8 0, i8 0, i8 9, i8 11, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 0, i8 13, i8 0, i8 0, i8 0, i8 0, i8 8, i8 12, i8 0, i8 18, i8 0, i8 14, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 12, i8 27, i8 0, i8 11, i8 0, i8 13, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 144 'mux' 'tmp_91' <Predicate = (tmp_134)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %macRegisters_0_V, %tmp_91" [S3/conv1d.h:859]   --->   Operation 145 'add' 'p_Val2_9' <Predicate = (tmp_134)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_1)   --->   "%tmp_92 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 8, i8 13, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 3, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 146 'mux' 'tmp_92' <Predicate = (tmp_134)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_1 = add i8 %macRegisters_1_V, %tmp_92" [S3/conv1d.h:859]   --->   Operation 147 'add' 'p_Val2_21_1' <Predicate = (tmp_134)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2)   --->   "%tmp_93 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 10, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 13, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 148 'mux' 'tmp_93' <Predicate = (tmp_134)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_2 = add i8 %macRegisters_2_V, %tmp_93" [S3/conv1d.h:859]   --->   Operation 149 'add' 'p_Val2_21_2' <Predicate = (tmp_134)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3)   --->   "%tmp_94 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 19, i8 3, i8 0, i8 0, i8 0, i8 8, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 11, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 19, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 12, i8 21, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 150 'mux' 'tmp_94' <Predicate = (tmp_134)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_3 = add i8 %macRegisters_3_V, %tmp_94" [S3/conv1d.h:859]   --->   Operation 151 'add' 'p_Val2_21_3' <Predicate = (tmp_134)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_412 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_21_3, i8 %p_Val2_21_2, i8 %p_Val2_21_1, i8 %p_Val2_9)" [S3/conv1d.h:870]   --->   Operation 152 'bitconcatenate' 'tmp_V_412' <Predicate = (tmp_134)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_412)" [S3/conv1d.h:876]   --->   Operation 153 'write' <Predicate = (tmp_134)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 154 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 154 'store' <Predicate = (tmp_134)> <Delay = 1.30>
ST_6 : Operation 155 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 155 'store' <Predicate = (tmp_134)> <Delay = 1.30>
ST_6 : Operation 156 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 156 'store' <Predicate = (tmp_134)> <Delay = 1.30>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 157 'br' <Predicate = (tmp_134)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2275, i32 %tmp_113)" [S3/conv1d.h:878]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 159 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights16_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3     (alloca         ) [ 01111110]
macRegisters_1_V_3     (alloca         ) [ 01111110]
macRegisters_2_V_3     (alloca         ) [ 01111110]
macRegisters_3_V_3     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten7        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten7      (icmp           ) [ 00111110]
indvar_flatten_next7   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_114_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_883                (icmp           ) [ 00000000]
tmp_115_mid            (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_855                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_937                (trunc          ) [ 00000000]
tmp_114_mid1           (bitconcatenate ) [ 00000000]
tmp_114_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111110]
nm_mid2                (select         ) [ 01111110]
sf_cast2               (zext           ) [ 00000000]
tmp_114                (add            ) [ 00110000]
tmp_134                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_115                (zext           ) [ 00000000]
weights16_m_weights_4  (getelementptr  ) [ 00101000]
weights16_m_weights_6  (getelementptr  ) [ 00101000]
weights16_m_weights_8  (getelementptr  ) [ 00101000]
weights16_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00100100]
weights16_m_weights_5  (load           ) [ 00100100]
p_08_cast_cast         (sext           ) [ 00000000]
weights16_m_weights_7  (load           ) [ 00100100]
weights16_m_weights_9  (load           ) [ 00100100]
weights16_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast_cast     (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_950                (bitselect      ) [ 00000000]
tmp_89                 (partselect     ) [ 00100100]
tmp_951                (bitselect      ) [ 00100100]
tmp_952                (trunc          ) [ 00000000]
tmp_131                (or             ) [ 00000000]
tmp_132                (partselect     ) [ 00000000]
tmp_133                (bitconcatenate ) [ 00000000]
tmp_255_3              (icmp           ) [ 00100100]
macRegisters_3_V_3_s   (load           ) [ 00000000]
p_08_cast1_cast        (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_938                (bitselect      ) [ 00000000]
tmp_939                (partselect     ) [ 00000000]
p_Val2_cast            (sext           ) [ 00000000]
tmp_940                (bitselect      ) [ 00000000]
tmp_941                (trunc          ) [ 00000000]
tmp_117                (or             ) [ 00000000]
tmp_118                (partselect     ) [ 00000000]
tmp_119                (bitconcatenate ) [ 00000000]
tmp_120                (icmp           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_121_cast           (zext           ) [ 00000000]
tmp1                   (add            ) [ 00100010]
p_0132_1_cast_cast     (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_942                (bitselect      ) [ 00000000]
tmp_943                (partselect     ) [ 00000000]
p_Val2_87_1_cast       (sext           ) [ 00000000]
tmp_944                (bitselect      ) [ 00000000]
tmp_945                (trunc          ) [ 00000000]
tmp_123                (or             ) [ 00000000]
tmp_124                (partselect     ) [ 00000000]
tmp_125                (bitconcatenate ) [ 00000000]
tmp_255_1              (icmp           ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_256_1_cast         (zext           ) [ 00000000]
tmp2                   (add            ) [ 00100010]
p_0132_2_cast_cast     (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_946                (bitselect      ) [ 00000000]
tmp_947                (partselect     ) [ 00000000]
p_Val2_87_2_cast       (sext           ) [ 00000000]
tmp_948                (bitselect      ) [ 00000000]
tmp_949                (trunc          ) [ 00000000]
tmp_127                (or             ) [ 00000000]
tmp_128                (partselect     ) [ 00000000]
tmp_129                (bitconcatenate ) [ 00000000]
tmp_255_2              (icmp           ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_256_2_cast         (zext           ) [ 00000000]
tmp3                   (add            ) [ 00100010]
tmp_90                 (sext           ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_256_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00100010]
StgValue_124           (store          ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
macRegisters_0_V_3_s   (load           ) [ 00000000]
macRegisters_1_V_3_s   (load           ) [ 00000000]
macRegisters_2_V_3_s   (load           ) [ 00000000]
StgValue_129           (specloopname   ) [ 00000000]
StgValue_130           (specloopname   ) [ 00000000]
StgValue_131           (specloopname   ) [ 00000000]
tmp_113                (specregionbegin) [ 00000000]
StgValue_133           (specpipeline   ) [ 00000000]
tmp1_cast              (sext           ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
tmp2_cast              (sext           ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
tmp3_cast              (sext           ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (br             ) [ 00000000]
tmp_91                 (mux            ) [ 00000000]
p_Val2_9               (add            ) [ 00000000]
tmp_92                 (mux            ) [ 00000000]
p_Val2_21_1            (add            ) [ 00000000]
tmp_93                 (mux            ) [ 00000000]
p_Val2_21_2            (add            ) [ 00000000]
tmp_94                 (mux            ) [ 00000000]
p_Val2_21_3            (add            ) [ 00000000]
tmp_V_412              (bitconcatenate ) [ 00000000]
StgValue_153           (write          ) [ 00000000]
StgValue_154           (store          ) [ 00000000]
StgValue_155           (store          ) [ 00000000]
StgValue_156           (store          ) [ 00000000]
StgValue_157           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_159           (br             ) [ 01111110]
StgValue_160           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights16_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights16_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights16_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights16_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str644"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str645"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str646"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str647"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str648"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str649"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str637"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str638"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str639"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str640"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str641"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str642"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2275"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="macRegisters_0_V_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="macRegisters_1_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="macRegisters_2_V_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="macRegisters_3_V_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_153_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_153/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="weights16_m_weights_4_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="14" slack="0"/>
<pin id="203" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_5/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="weights16_m_weights_6_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="14" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_6/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_7/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="weights16_m_weights_8_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="14" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_8/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_9/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="weights16_m_weights_10_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_10/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_11/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="indvar_flatten7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="21" slack="1"/>
<pin id="253" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten7_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="21" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="indvar_flatten_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="nm_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="nm_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="sf_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="1"/>
<pin id="286" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="sf_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="9" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_125/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_154/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_155/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_156/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond_flatten7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="21" slack="0"/>
<pin id="329" dir="0" index="1" bw="21" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten_next7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="21" slack="0"/>
<pin id="336" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond_flatten_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="nm_mid_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_114_mid_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="14" slack="0"/>
<pin id="356" dir="0" index="2" bw="14" slack="0"/>
<pin id="357" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_114_mid/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="nm_t_mid_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="not_exitcond_flatten_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_883_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_883/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_115_mid_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_115_mid/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="nm_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_855_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_855/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sf_mid2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="9" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_937_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_937/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_114_mid1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114_mid1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_114_mid2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="14" slack="0"/>
<pin id="422" dir="0" index="2" bw="14" slack="0"/>
<pin id="423" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_114_mid2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="nm_t_mid2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="nm_mid2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sf_cast2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_114_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_114/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_134_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="0" index="1" bw="9" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_134/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sf_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="indvar_flatten_op_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvar_flatten_next_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="0" index="2" bw="16" slack="0"/>
<pin id="475" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_115_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_08_cast_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_0132_3_cast_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Val2_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_950_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="14" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_950/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_89_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="0" index="3" bw="5" slack="0"/>
<pin id="513" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_951_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="14" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_951/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_952_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="14" slack="0"/>
<pin id="528" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_952/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_131_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_131/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_132_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="14" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="0" index="3" bw="4" slack="0"/>
<pin id="541" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_133_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="5" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_255_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_3/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="macRegisters_3_V_3_s_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="4"/>
<pin id="562" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_08_cast1_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast1_cast/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_0132_cast_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_Val2_s_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_938_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="13" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_938/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_939_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="13" slack="0"/>
<pin id="586" dir="0" index="2" bw="4" slack="0"/>
<pin id="587" dir="0" index="3" bw="5" slack="0"/>
<pin id="588" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_939/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_Val2_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_940_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="13" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_940/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_941_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_941/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_117_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_118_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="13" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="0" index="3" bw="4" slack="0"/>
<pin id="620" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_119_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="5" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_120_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="6" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="qb_assign_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_121_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_cast/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_0132_1_cast_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="1"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Val2_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_942_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="13" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_942/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_943_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="0"/>
<pin id="674" dir="0" index="1" bw="13" slack="0"/>
<pin id="675" dir="0" index="2" bw="4" slack="0"/>
<pin id="676" dir="0" index="3" bw="5" slack="0"/>
<pin id="677" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_943/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Val2_87_1_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_87_1_cast/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_944_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="13" slack="0"/>
<pin id="689" dir="0" index="2" bw="4" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_944/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_945_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_945/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_123_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_124_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="13" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="0" index="3" bw="4" slack="0"/>
<pin id="709" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_125_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="0" index="1" bw="5" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_255_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="0" index="1" bw="6" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_1/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="qb_assign_1_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_256_1_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_1_cast/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_0132_2_cast_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Val2_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_946_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="13" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_946/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_947_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="0" index="1" bw="13" slack="0"/>
<pin id="764" dir="0" index="2" bw="4" slack="0"/>
<pin id="765" dir="0" index="3" bw="5" slack="0"/>
<pin id="766" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_947/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_Val2_87_2_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_87_2_cast/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_948_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="13" slack="0"/>
<pin id="778" dir="0" index="2" bw="4" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_948/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_949_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="0"/>
<pin id="785" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_949/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_127_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_127/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_128_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="0" index="1" bw="13" slack="0"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="0" index="3" bw="4" slack="0"/>
<pin id="798" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_129_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_129/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_255_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_2/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="qb_assign_1_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_256_2_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_2_cast/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_90_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="qb_assign_1_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="0" index="1" bw="1" slack="1"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_256_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_3/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp4_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="macRegisters_3_V_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="7" slack="0"/>
<pin id="853" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_124_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="4"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="macRegisters_0_V_3_s_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="5"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="macRegisters_1_V_3_s_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="5"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="macRegisters_2_V_3_s_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="5"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp1_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="macRegisters_0_V_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp2_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="macRegisters_1_V_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp3_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="1"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="macRegisters_2_V_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="StgValue_140_store_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="5"/>
<pin id="900" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="StgValue_141_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="5"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="StgValue_142_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="5"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_91_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="0" index="3" bw="1" slack="0"/>
<pin id="917" dir="0" index="4" bw="6" slack="0"/>
<pin id="918" dir="0" index="5" bw="1" slack="0"/>
<pin id="919" dir="0" index="6" bw="1" slack="0"/>
<pin id="920" dir="0" index="7" bw="1" slack="0"/>
<pin id="921" dir="0" index="8" bw="1" slack="0"/>
<pin id="922" dir="0" index="9" bw="5" slack="0"/>
<pin id="923" dir="0" index="10" bw="1" slack="0"/>
<pin id="924" dir="0" index="11" bw="1" slack="0"/>
<pin id="925" dir="0" index="12" bw="5" slack="0"/>
<pin id="926" dir="0" index="13" bw="5" slack="0"/>
<pin id="927" dir="0" index="14" bw="1" slack="0"/>
<pin id="928" dir="0" index="15" bw="1" slack="0"/>
<pin id="929" dir="0" index="16" bw="1" slack="0"/>
<pin id="930" dir="0" index="17" bw="5" slack="0"/>
<pin id="931" dir="0" index="18" bw="5" slack="0"/>
<pin id="932" dir="0" index="19" bw="1" slack="0"/>
<pin id="933" dir="0" index="20" bw="1" slack="0"/>
<pin id="934" dir="0" index="21" bw="1" slack="0"/>
<pin id="935" dir="0" index="22" bw="5" slack="0"/>
<pin id="936" dir="0" index="23" bw="1" slack="0"/>
<pin id="937" dir="0" index="24" bw="1" slack="0"/>
<pin id="938" dir="0" index="25" bw="1" slack="0"/>
<pin id="939" dir="0" index="26" bw="5" slack="0"/>
<pin id="940" dir="0" index="27" bw="1" slack="0"/>
<pin id="941" dir="0" index="28" bw="1" slack="0"/>
<pin id="942" dir="0" index="29" bw="1" slack="0"/>
<pin id="943" dir="0" index="30" bw="1" slack="0"/>
<pin id="944" dir="0" index="31" bw="5" slack="0"/>
<pin id="945" dir="0" index="32" bw="5" slack="0"/>
<pin id="946" dir="0" index="33" bw="1" slack="0"/>
<pin id="947" dir="0" index="34" bw="6" slack="0"/>
<pin id="948" dir="0" index="35" bw="1" slack="0"/>
<pin id="949" dir="0" index="36" bw="5" slack="0"/>
<pin id="950" dir="0" index="37" bw="4" slack="0"/>
<pin id="951" dir="0" index="38" bw="1" slack="0"/>
<pin id="952" dir="0" index="39" bw="1" slack="0"/>
<pin id="953" dir="0" index="40" bw="1" slack="0"/>
<pin id="954" dir="0" index="41" bw="1" slack="0"/>
<pin id="955" dir="0" index="42" bw="1" slack="0"/>
<pin id="956" dir="0" index="43" bw="1" slack="0"/>
<pin id="957" dir="0" index="44" bw="1" slack="0"/>
<pin id="958" dir="0" index="45" bw="1" slack="0"/>
<pin id="959" dir="0" index="46" bw="1" slack="0"/>
<pin id="960" dir="0" index="47" bw="4" slack="0"/>
<pin id="961" dir="0" index="48" bw="1" slack="0"/>
<pin id="962" dir="0" index="49" bw="1" slack="0"/>
<pin id="963" dir="0" index="50" bw="5" slack="0"/>
<pin id="964" dir="0" index="51" bw="6" slack="0"/>
<pin id="965" dir="0" index="52" bw="1" slack="0"/>
<pin id="966" dir="0" index="53" bw="5" slack="0"/>
<pin id="967" dir="0" index="54" bw="1" slack="0"/>
<pin id="968" dir="0" index="55" bw="5" slack="0"/>
<pin id="969" dir="0" index="56" bw="1" slack="0"/>
<pin id="970" dir="0" index="57" bw="1" slack="0"/>
<pin id="971" dir="0" index="58" bw="4" slack="0"/>
<pin id="972" dir="0" index="59" bw="1" slack="0"/>
<pin id="973" dir="0" index="60" bw="1" slack="0"/>
<pin id="974" dir="0" index="61" bw="1" slack="0"/>
<pin id="975" dir="0" index="62" bw="1" slack="0"/>
<pin id="976" dir="0" index="63" bw="1" slack="0"/>
<pin id="977" dir="0" index="64" bw="5" slack="0"/>
<pin id="978" dir="0" index="65" bw="6" slack="4"/>
<pin id="979" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_91/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_Val2_9_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="0"/>
<pin id="1047" dir="0" index="1" bw="8" slack="0"/>
<pin id="1048" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_92_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="0" index="3" bw="1" slack="0"/>
<pin id="1056" dir="0" index="4" bw="1" slack="0"/>
<pin id="1057" dir="0" index="5" bw="1" slack="0"/>
<pin id="1058" dir="0" index="6" bw="1" slack="0"/>
<pin id="1059" dir="0" index="7" bw="1" slack="0"/>
<pin id="1060" dir="0" index="8" bw="1" slack="0"/>
<pin id="1061" dir="0" index="9" bw="1" slack="0"/>
<pin id="1062" dir="0" index="10" bw="1" slack="0"/>
<pin id="1063" dir="0" index="11" bw="5" slack="0"/>
<pin id="1064" dir="0" index="12" bw="5" slack="0"/>
<pin id="1065" dir="0" index="13" bw="1" slack="0"/>
<pin id="1066" dir="0" index="14" bw="1" slack="0"/>
<pin id="1067" dir="0" index="15" bw="1" slack="0"/>
<pin id="1068" dir="0" index="16" bw="1" slack="0"/>
<pin id="1069" dir="0" index="17" bw="1" slack="0"/>
<pin id="1070" dir="0" index="18" bw="1" slack="0"/>
<pin id="1071" dir="0" index="19" bw="1" slack="0"/>
<pin id="1072" dir="0" index="20" bw="1" slack="0"/>
<pin id="1073" dir="0" index="21" bw="1" slack="0"/>
<pin id="1074" dir="0" index="22" bw="1" slack="0"/>
<pin id="1075" dir="0" index="23" bw="1" slack="0"/>
<pin id="1076" dir="0" index="24" bw="1" slack="0"/>
<pin id="1077" dir="0" index="25" bw="1" slack="0"/>
<pin id="1078" dir="0" index="26" bw="1" slack="0"/>
<pin id="1079" dir="0" index="27" bw="1" slack="0"/>
<pin id="1080" dir="0" index="28" bw="1" slack="0"/>
<pin id="1081" dir="0" index="29" bw="3" slack="0"/>
<pin id="1082" dir="0" index="30" bw="1" slack="0"/>
<pin id="1083" dir="0" index="31" bw="1" slack="0"/>
<pin id="1084" dir="0" index="32" bw="1" slack="0"/>
<pin id="1085" dir="0" index="33" bw="1" slack="0"/>
<pin id="1086" dir="0" index="34" bw="1" slack="0"/>
<pin id="1087" dir="0" index="35" bw="1" slack="0"/>
<pin id="1088" dir="0" index="36" bw="1" slack="0"/>
<pin id="1089" dir="0" index="37" bw="1" slack="0"/>
<pin id="1090" dir="0" index="38" bw="1" slack="0"/>
<pin id="1091" dir="0" index="39" bw="1" slack="0"/>
<pin id="1092" dir="0" index="40" bw="1" slack="0"/>
<pin id="1093" dir="0" index="41" bw="5" slack="0"/>
<pin id="1094" dir="0" index="42" bw="1" slack="0"/>
<pin id="1095" dir="0" index="43" bw="1" slack="0"/>
<pin id="1096" dir="0" index="44" bw="1" slack="0"/>
<pin id="1097" dir="0" index="45" bw="5" slack="0"/>
<pin id="1098" dir="0" index="46" bw="1" slack="0"/>
<pin id="1099" dir="0" index="47" bw="1" slack="0"/>
<pin id="1100" dir="0" index="48" bw="5" slack="0"/>
<pin id="1101" dir="0" index="49" bw="1" slack="0"/>
<pin id="1102" dir="0" index="50" bw="1" slack="0"/>
<pin id="1103" dir="0" index="51" bw="1" slack="0"/>
<pin id="1104" dir="0" index="52" bw="1" slack="0"/>
<pin id="1105" dir="0" index="53" bw="1" slack="0"/>
<pin id="1106" dir="0" index="54" bw="1" slack="0"/>
<pin id="1107" dir="0" index="55" bw="1" slack="0"/>
<pin id="1108" dir="0" index="56" bw="1" slack="0"/>
<pin id="1109" dir="0" index="57" bw="4" slack="0"/>
<pin id="1110" dir="0" index="58" bw="1" slack="0"/>
<pin id="1111" dir="0" index="59" bw="1" slack="0"/>
<pin id="1112" dir="0" index="60" bw="1" slack="0"/>
<pin id="1113" dir="0" index="61" bw="1" slack="0"/>
<pin id="1114" dir="0" index="62" bw="1" slack="0"/>
<pin id="1115" dir="0" index="63" bw="1" slack="0"/>
<pin id="1116" dir="0" index="64" bw="1" slack="0"/>
<pin id="1117" dir="0" index="65" bw="6" slack="4"/>
<pin id="1118" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="p_Val2_21_1_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="0" index="1" bw="8" slack="0"/>
<pin id="1187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_1/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_93_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="0" index="2" bw="3" slack="0"/>
<pin id="1194" dir="0" index="3" bw="1" slack="0"/>
<pin id="1195" dir="0" index="4" bw="1" slack="0"/>
<pin id="1196" dir="0" index="5" bw="1" slack="0"/>
<pin id="1197" dir="0" index="6" bw="1" slack="0"/>
<pin id="1198" dir="0" index="7" bw="1" slack="0"/>
<pin id="1199" dir="0" index="8" bw="1" slack="0"/>
<pin id="1200" dir="0" index="9" bw="1" slack="0"/>
<pin id="1201" dir="0" index="10" bw="5" slack="0"/>
<pin id="1202" dir="0" index="11" bw="1" slack="0"/>
<pin id="1203" dir="0" index="12" bw="5" slack="0"/>
<pin id="1204" dir="0" index="13" bw="1" slack="0"/>
<pin id="1205" dir="0" index="14" bw="1" slack="0"/>
<pin id="1206" dir="0" index="15" bw="1" slack="0"/>
<pin id="1207" dir="0" index="16" bw="1" slack="0"/>
<pin id="1208" dir="0" index="17" bw="1" slack="0"/>
<pin id="1209" dir="0" index="18" bw="1" slack="0"/>
<pin id="1210" dir="0" index="19" bw="1" slack="0"/>
<pin id="1211" dir="0" index="20" bw="4" slack="0"/>
<pin id="1212" dir="0" index="21" bw="1" slack="0"/>
<pin id="1213" dir="0" index="22" bw="1" slack="0"/>
<pin id="1214" dir="0" index="23" bw="4" slack="0"/>
<pin id="1215" dir="0" index="24" bw="1" slack="0"/>
<pin id="1216" dir="0" index="25" bw="1" slack="0"/>
<pin id="1217" dir="0" index="26" bw="1" slack="0"/>
<pin id="1218" dir="0" index="27" bw="1" slack="0"/>
<pin id="1219" dir="0" index="28" bw="5" slack="0"/>
<pin id="1220" dir="0" index="29" bw="1" slack="0"/>
<pin id="1221" dir="0" index="30" bw="1" slack="0"/>
<pin id="1222" dir="0" index="31" bw="1" slack="0"/>
<pin id="1223" dir="0" index="32" bw="1" slack="0"/>
<pin id="1224" dir="0" index="33" bw="1" slack="0"/>
<pin id="1225" dir="0" index="34" bw="1" slack="0"/>
<pin id="1226" dir="0" index="35" bw="1" slack="0"/>
<pin id="1227" dir="0" index="36" bw="1" slack="0"/>
<pin id="1228" dir="0" index="37" bw="1" slack="0"/>
<pin id="1229" dir="0" index="38" bw="1" slack="0"/>
<pin id="1230" dir="0" index="39" bw="5" slack="0"/>
<pin id="1231" dir="0" index="40" bw="5" slack="0"/>
<pin id="1232" dir="0" index="41" bw="1" slack="0"/>
<pin id="1233" dir="0" index="42" bw="1" slack="0"/>
<pin id="1234" dir="0" index="43" bw="1" slack="0"/>
<pin id="1235" dir="0" index="44" bw="1" slack="0"/>
<pin id="1236" dir="0" index="45" bw="1" slack="0"/>
<pin id="1237" dir="0" index="46" bw="1" slack="0"/>
<pin id="1238" dir="0" index="47" bw="1" slack="0"/>
<pin id="1239" dir="0" index="48" bw="1" slack="0"/>
<pin id="1240" dir="0" index="49" bw="5" slack="0"/>
<pin id="1241" dir="0" index="50" bw="1" slack="0"/>
<pin id="1242" dir="0" index="51" bw="1" slack="0"/>
<pin id="1243" dir="0" index="52" bw="1" slack="0"/>
<pin id="1244" dir="0" index="53" bw="1" slack="0"/>
<pin id="1245" dir="0" index="54" bw="1" slack="0"/>
<pin id="1246" dir="0" index="55" bw="1" slack="0"/>
<pin id="1247" dir="0" index="56" bw="1" slack="0"/>
<pin id="1248" dir="0" index="57" bw="1" slack="0"/>
<pin id="1249" dir="0" index="58" bw="1" slack="0"/>
<pin id="1250" dir="0" index="59" bw="1" slack="0"/>
<pin id="1251" dir="0" index="60" bw="1" slack="0"/>
<pin id="1252" dir="0" index="61" bw="1" slack="0"/>
<pin id="1253" dir="0" index="62" bw="1" slack="0"/>
<pin id="1254" dir="0" index="63" bw="1" slack="0"/>
<pin id="1255" dir="0" index="64" bw="1" slack="0"/>
<pin id="1256" dir="0" index="65" bw="6" slack="4"/>
<pin id="1257" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_93/6 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="p_Val2_21_2_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="0"/>
<pin id="1325" dir="0" index="1" bw="8" slack="0"/>
<pin id="1326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_2/6 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_94_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="0" index="2" bw="1" slack="0"/>
<pin id="1333" dir="0" index="3" bw="1" slack="0"/>
<pin id="1334" dir="0" index="4" bw="1" slack="0"/>
<pin id="1335" dir="0" index="5" bw="1" slack="0"/>
<pin id="1336" dir="0" index="6" bw="6" slack="0"/>
<pin id="1337" dir="0" index="7" bw="3" slack="0"/>
<pin id="1338" dir="0" index="8" bw="1" slack="0"/>
<pin id="1339" dir="0" index="9" bw="1" slack="0"/>
<pin id="1340" dir="0" index="10" bw="1" slack="0"/>
<pin id="1341" dir="0" index="11" bw="5" slack="0"/>
<pin id="1342" dir="0" index="12" bw="1" slack="0"/>
<pin id="1343" dir="0" index="13" bw="1" slack="0"/>
<pin id="1344" dir="0" index="14" bw="1" slack="0"/>
<pin id="1345" dir="0" index="15" bw="1" slack="0"/>
<pin id="1346" dir="0" index="16" bw="1" slack="0"/>
<pin id="1347" dir="0" index="17" bw="1" slack="0"/>
<pin id="1348" dir="0" index="18" bw="1" slack="0"/>
<pin id="1349" dir="0" index="19" bw="1" slack="0"/>
<pin id="1350" dir="0" index="20" bw="1" slack="0"/>
<pin id="1351" dir="0" index="21" bw="1" slack="0"/>
<pin id="1352" dir="0" index="22" bw="1" slack="0"/>
<pin id="1353" dir="0" index="23" bw="1" slack="0"/>
<pin id="1354" dir="0" index="24" bw="1" slack="0"/>
<pin id="1355" dir="0" index="25" bw="1" slack="0"/>
<pin id="1356" dir="0" index="26" bw="1" slack="0"/>
<pin id="1357" dir="0" index="27" bw="5" slack="0"/>
<pin id="1358" dir="0" index="28" bw="1" slack="0"/>
<pin id="1359" dir="0" index="29" bw="2" slack="0"/>
<pin id="1360" dir="0" index="30" bw="1" slack="0"/>
<pin id="1361" dir="0" index="31" bw="1" slack="0"/>
<pin id="1362" dir="0" index="32" bw="1" slack="0"/>
<pin id="1363" dir="0" index="33" bw="1" slack="0"/>
<pin id="1364" dir="0" index="34" bw="1" slack="0"/>
<pin id="1365" dir="0" index="35" bw="1" slack="0"/>
<pin id="1366" dir="0" index="36" bw="1" slack="0"/>
<pin id="1367" dir="0" index="37" bw="5" slack="0"/>
<pin id="1368" dir="0" index="38" bw="1" slack="0"/>
<pin id="1369" dir="0" index="39" bw="1" slack="0"/>
<pin id="1370" dir="0" index="40" bw="5" slack="0"/>
<pin id="1371" dir="0" index="41" bw="1" slack="0"/>
<pin id="1372" dir="0" index="42" bw="1" slack="0"/>
<pin id="1373" dir="0" index="43" bw="1" slack="0"/>
<pin id="1374" dir="0" index="44" bw="1" slack="0"/>
<pin id="1375" dir="0" index="45" bw="1" slack="0"/>
<pin id="1376" dir="0" index="46" bw="1" slack="0"/>
<pin id="1377" dir="0" index="47" bw="1" slack="0"/>
<pin id="1378" dir="0" index="48" bw="6" slack="0"/>
<pin id="1379" dir="0" index="49" bw="1" slack="0"/>
<pin id="1380" dir="0" index="50" bw="1" slack="0"/>
<pin id="1381" dir="0" index="51" bw="1" slack="0"/>
<pin id="1382" dir="0" index="52" bw="1" slack="0"/>
<pin id="1383" dir="0" index="53" bw="5" slack="0"/>
<pin id="1384" dir="0" index="54" bw="1" slack="0"/>
<pin id="1385" dir="0" index="55" bw="1" slack="0"/>
<pin id="1386" dir="0" index="56" bw="1" slack="0"/>
<pin id="1387" dir="0" index="57" bw="5" slack="0"/>
<pin id="1388" dir="0" index="58" bw="6" slack="0"/>
<pin id="1389" dir="0" index="59" bw="1" slack="0"/>
<pin id="1390" dir="0" index="60" bw="1" slack="0"/>
<pin id="1391" dir="0" index="61" bw="1" slack="0"/>
<pin id="1392" dir="0" index="62" bw="1" slack="0"/>
<pin id="1393" dir="0" index="63" bw="1" slack="0"/>
<pin id="1394" dir="0" index="64" bw="5" slack="0"/>
<pin id="1395" dir="0" index="65" bw="6" slack="4"/>
<pin id="1396" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="p_Val2_21_3_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="1"/>
<pin id="1464" dir="0" index="1" bw="8" slack="0"/>
<pin id="1465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_3/6 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_V_412_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="0"/>
<pin id="1469" dir="0" index="1" bw="8" slack="0"/>
<pin id="1470" dir="0" index="2" bw="8" slack="0"/>
<pin id="1471" dir="0" index="3" bw="8" slack="0"/>
<pin id="1472" dir="0" index="4" bw="8" slack="0"/>
<pin id="1473" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_412/6 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="macRegisters_0_V_3_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="macRegisters_1_V_3_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="0"/>
<pin id="1489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="macRegisters_2_V_3_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="0"/>
<pin id="1496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="macRegisters_3_V_3_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="8" slack="0"/>
<pin id="1503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="exitcond_flatten7_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten7 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="indvar_flatten_next7_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="21" slack="0"/>
<pin id="1514" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="nm_t_mid2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="6" slack="4"/>
<pin id="1519" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="nm_mid2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="7" slack="0"/>
<pin id="1527" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="tmp_114_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="14" slack="1"/>
<pin id="1532" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="tmp_134_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="3"/>
<pin id="1537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="sf_1_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="9" slack="0"/>
<pin id="1541" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="indvar_flatten_next_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="0"/>
<pin id="1546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1549" class="1005" name="weights16_m_weights_4_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="14" slack="1"/>
<pin id="1551" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_4 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="weights16_m_weights_6_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="14" slack="1"/>
<pin id="1556" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_6 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="weights16_m_weights_8_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="14" slack="1"/>
<pin id="1561" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_8 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="weights16_m_weights_10_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="14" slack="1"/>
<pin id="1566" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_10 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="tmp_V_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="1"/>
<pin id="1571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1574" class="1005" name="weights16_m_weights_5_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="5" slack="1"/>
<pin id="1576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_5 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="weights16_m_weights_7_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="5" slack="1"/>
<pin id="1581" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_7 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="weights16_m_weights_9_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="5" slack="1"/>
<pin id="1586" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_9 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="tmp_89_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="7" slack="1"/>
<pin id="1591" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="tmp_951_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="1" slack="1"/>
<pin id="1596" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_951 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="tmp_255_3_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="1" slack="1"/>
<pin id="1601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_3 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="tmp1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="7" slack="1"/>
<pin id="1606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp2_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="7" slack="1"/>
<pin id="1611" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="tmp3_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="7" slack="1"/>
<pin id="1616" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="macRegisters_3_V_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="8" slack="1"/>
<pin id="1621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="macRegisters_3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="166" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="82" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="82" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="277" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="255" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="255" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="266" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="277" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="319" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="339" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="315" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="339" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="288" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="72" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="369" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="345" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="381" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="339" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="288" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="387" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="381" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="353" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="381" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="407" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="361" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="381" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="387" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="345" pin="3"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="399" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="419" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="399" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="399" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="78" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="266" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="339" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="489"><net_src comp="186" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="245" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="486" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="514"><net_src comp="90" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="494" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="92" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="494" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="94" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="494" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="500" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="96" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="494" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="12" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="98" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="100" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="536" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="530" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="102" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="104" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="589"><net_src comp="106" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="569" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="92" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="583" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="102" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="569" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="569" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="575" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="108" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="569" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="12" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="98" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="630"><net_src comp="100" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="615" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="609" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="597" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="593" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="662"><net_src comp="563" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="678"><net_src comp="106" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="658" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="92" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="104" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="685"><net_src comp="672" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="102" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="658" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="94" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="658" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="664" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="658" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="12" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="98" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="719"><net_src comp="100" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="704" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="698" pin="2"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="68" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="686" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="682" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="751"><net_src comp="563" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="102" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="767"><net_src comp="106" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="747" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="104" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="761" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="102" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="747" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="94" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="747" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="753" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="799"><net_src comp="108" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="747" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="12" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="98" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="808"><net_src comp="100" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="793" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="787" pin="2"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="68" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="775" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="771" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="843"><net_src comp="836" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="560" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="833" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="864" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="867" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="891" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="882" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="873" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="980"><net_src comp="124" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="982"><net_src comp="48" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="983"><net_src comp="48" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="984"><net_src comp="126" pin="0"/><net_sink comp="912" pin=4"/></net>

<net id="985"><net_src comp="48" pin="0"/><net_sink comp="912" pin=5"/></net>

<net id="986"><net_src comp="48" pin="0"/><net_sink comp="912" pin=6"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="912" pin=7"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="912" pin=8"/></net>

<net id="989"><net_src comp="128" pin="0"/><net_sink comp="912" pin=9"/></net>

<net id="990"><net_src comp="48" pin="0"/><net_sink comp="912" pin=10"/></net>

<net id="991"><net_src comp="48" pin="0"/><net_sink comp="912" pin=11"/></net>

<net id="992"><net_src comp="130" pin="0"/><net_sink comp="912" pin=12"/></net>

<net id="993"><net_src comp="132" pin="0"/><net_sink comp="912" pin=13"/></net>

<net id="994"><net_src comp="48" pin="0"/><net_sink comp="912" pin=14"/></net>

<net id="995"><net_src comp="48" pin="0"/><net_sink comp="912" pin=15"/></net>

<net id="996"><net_src comp="48" pin="0"/><net_sink comp="912" pin=16"/></net>

<net id="997"><net_src comp="134" pin="0"/><net_sink comp="912" pin=17"/></net>

<net id="998"><net_src comp="136" pin="0"/><net_sink comp="912" pin=18"/></net>

<net id="999"><net_src comp="48" pin="0"/><net_sink comp="912" pin=19"/></net>

<net id="1000"><net_src comp="48" pin="0"/><net_sink comp="912" pin=20"/></net>

<net id="1001"><net_src comp="48" pin="0"/><net_sink comp="912" pin=21"/></net>

<net id="1002"><net_src comp="132" pin="0"/><net_sink comp="912" pin=22"/></net>

<net id="1003"><net_src comp="48" pin="0"/><net_sink comp="912" pin=23"/></net>

<net id="1004"><net_src comp="48" pin="0"/><net_sink comp="912" pin=24"/></net>

<net id="1005"><net_src comp="48" pin="0"/><net_sink comp="912" pin=25"/></net>

<net id="1006"><net_src comp="130" pin="0"/><net_sink comp="912" pin=26"/></net>

<net id="1007"><net_src comp="48" pin="0"/><net_sink comp="912" pin=27"/></net>

<net id="1008"><net_src comp="48" pin="0"/><net_sink comp="912" pin=28"/></net>

<net id="1009"><net_src comp="48" pin="0"/><net_sink comp="912" pin=29"/></net>

<net id="1010"><net_src comp="48" pin="0"/><net_sink comp="912" pin=30"/></net>

<net id="1011"><net_src comp="138" pin="0"/><net_sink comp="912" pin=31"/></net>

<net id="1012"><net_src comp="128" pin="0"/><net_sink comp="912" pin=32"/></net>

<net id="1013"><net_src comp="48" pin="0"/><net_sink comp="912" pin=33"/></net>

<net id="1014"><net_src comp="140" pin="0"/><net_sink comp="912" pin=34"/></net>

<net id="1015"><net_src comp="48" pin="0"/><net_sink comp="912" pin=35"/></net>

<net id="1016"><net_src comp="142" pin="0"/><net_sink comp="912" pin=36"/></net>

<net id="1017"><net_src comp="144" pin="0"/><net_sink comp="912" pin=37"/></net>

<net id="1018"><net_src comp="48" pin="0"/><net_sink comp="912" pin=38"/></net>

<net id="1019"><net_src comp="48" pin="0"/><net_sink comp="912" pin=39"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="912" pin=40"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="912" pin=41"/></net>

<net id="1022"><net_src comp="48" pin="0"/><net_sink comp="912" pin=42"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="912" pin=43"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="912" pin=44"/></net>

<net id="1025"><net_src comp="48" pin="0"/><net_sink comp="912" pin=45"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="912" pin=46"/></net>

<net id="1027"><net_src comp="144" pin="0"/><net_sink comp="912" pin=47"/></net>

<net id="1028"><net_src comp="48" pin="0"/><net_sink comp="912" pin=48"/></net>

<net id="1029"><net_src comp="48" pin="0"/><net_sink comp="912" pin=49"/></net>

<net id="1030"><net_src comp="128" pin="0"/><net_sink comp="912" pin=50"/></net>

<net id="1031"><net_src comp="146" pin="0"/><net_sink comp="912" pin=51"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="912" pin=52"/></net>

<net id="1033"><net_src comp="136" pin="0"/><net_sink comp="912" pin=53"/></net>

<net id="1034"><net_src comp="48" pin="0"/><net_sink comp="912" pin=54"/></net>

<net id="1035"><net_src comp="130" pin="0"/><net_sink comp="912" pin=55"/></net>

<net id="1036"><net_src comp="48" pin="0"/><net_sink comp="912" pin=56"/></net>

<net id="1037"><net_src comp="48" pin="0"/><net_sink comp="912" pin=57"/></net>

<net id="1038"><net_src comp="148" pin="0"/><net_sink comp="912" pin=58"/></net>

<net id="1039"><net_src comp="48" pin="0"/><net_sink comp="912" pin=59"/></net>

<net id="1040"><net_src comp="48" pin="0"/><net_sink comp="912" pin=60"/></net>

<net id="1041"><net_src comp="48" pin="0"/><net_sink comp="912" pin=61"/></net>

<net id="1042"><net_src comp="48" pin="0"/><net_sink comp="912" pin=62"/></net>

<net id="1043"><net_src comp="48" pin="0"/><net_sink comp="912" pin=63"/></net>

<net id="1044"><net_src comp="136" pin="0"/><net_sink comp="912" pin=64"/></net>

<net id="1049"><net_src comp="873" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="912" pin="66"/><net_sink comp="1045" pin=1"/></net>

<net id="1119"><net_src comp="124" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1121"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1122"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1123"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=4"/></net>

<net id="1124"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=5"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=6"/></net>

<net id="1126"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=7"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=8"/></net>

<net id="1128"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=9"/></net>

<net id="1129"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=10"/></net>

<net id="1130"><net_src comp="138" pin="0"/><net_sink comp="1051" pin=11"/></net>

<net id="1131"><net_src comp="130" pin="0"/><net_sink comp="1051" pin=12"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=13"/></net>

<net id="1133"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=14"/></net>

<net id="1134"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=15"/></net>

<net id="1135"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=16"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=17"/></net>

<net id="1137"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=18"/></net>

<net id="1138"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=19"/></net>

<net id="1139"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=20"/></net>

<net id="1140"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=21"/></net>

<net id="1141"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=22"/></net>

<net id="1142"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=23"/></net>

<net id="1143"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=24"/></net>

<net id="1144"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=25"/></net>

<net id="1145"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=26"/></net>

<net id="1146"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=27"/></net>

<net id="1147"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=28"/></net>

<net id="1148"><net_src comp="150" pin="0"/><net_sink comp="1051" pin=29"/></net>

<net id="1149"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=30"/></net>

<net id="1150"><net_src comp="152" pin="0"/><net_sink comp="1051" pin=31"/></net>

<net id="1151"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=32"/></net>

<net id="1152"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=33"/></net>

<net id="1153"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=34"/></net>

<net id="1154"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=35"/></net>

<net id="1155"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=36"/></net>

<net id="1156"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=37"/></net>

<net id="1157"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=38"/></net>

<net id="1158"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=39"/></net>

<net id="1159"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=40"/></net>

<net id="1160"><net_src comp="128" pin="0"/><net_sink comp="1051" pin=41"/></net>

<net id="1161"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=42"/></net>

<net id="1162"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=43"/></net>

<net id="1163"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=44"/></net>

<net id="1164"><net_src comp="132" pin="0"/><net_sink comp="1051" pin=45"/></net>

<net id="1165"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=46"/></net>

<net id="1166"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=47"/></net>

<net id="1167"><net_src comp="128" pin="0"/><net_sink comp="1051" pin=48"/></net>

<net id="1168"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=49"/></net>

<net id="1169"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=50"/></net>

<net id="1170"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=51"/></net>

<net id="1171"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=52"/></net>

<net id="1172"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=53"/></net>

<net id="1173"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=54"/></net>

<net id="1174"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=55"/></net>

<net id="1175"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=56"/></net>

<net id="1176"><net_src comp="148" pin="0"/><net_sink comp="1051" pin=57"/></net>

<net id="1177"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=58"/></net>

<net id="1178"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=59"/></net>

<net id="1179"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=60"/></net>

<net id="1180"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=61"/></net>

<net id="1181"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=62"/></net>

<net id="1182"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=63"/></net>

<net id="1183"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=64"/></net>

<net id="1188"><net_src comp="882" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1051" pin="66"/><net_sink comp="1184" pin=1"/></net>

<net id="1258"><net_src comp="124" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1259"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1260"><net_src comp="154" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1261"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=3"/></net>

<net id="1262"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=4"/></net>

<net id="1263"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=5"/></net>

<net id="1264"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=6"/></net>

<net id="1265"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=7"/></net>

<net id="1266"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=8"/></net>

<net id="1267"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=9"/></net>

<net id="1268"><net_src comp="132" pin="0"/><net_sink comp="1190" pin=10"/></net>

<net id="1269"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=11"/></net>

<net id="1270"><net_src comp="134" pin="0"/><net_sink comp="1190" pin=12"/></net>

<net id="1271"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=13"/></net>

<net id="1272"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=14"/></net>

<net id="1273"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=15"/></net>

<net id="1274"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=16"/></net>

<net id="1275"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=17"/></net>

<net id="1276"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=18"/></net>

<net id="1277"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=19"/></net>

<net id="1278"><net_src comp="156" pin="0"/><net_sink comp="1190" pin=20"/></net>

<net id="1279"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=21"/></net>

<net id="1280"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=22"/></net>

<net id="1281"><net_src comp="148" pin="0"/><net_sink comp="1190" pin=23"/></net>

<net id="1282"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=24"/></net>

<net id="1283"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=25"/></net>

<net id="1284"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=26"/></net>

<net id="1285"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=27"/></net>

<net id="1286"><net_src comp="134" pin="0"/><net_sink comp="1190" pin=28"/></net>

<net id="1287"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=29"/></net>

<net id="1288"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=30"/></net>

<net id="1289"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=31"/></net>

<net id="1290"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=32"/></net>

<net id="1291"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=33"/></net>

<net id="1292"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=34"/></net>

<net id="1293"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=35"/></net>

<net id="1294"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=36"/></net>

<net id="1295"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=37"/></net>

<net id="1296"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=38"/></net>

<net id="1297"><net_src comp="136" pin="0"/><net_sink comp="1190" pin=39"/></net>

<net id="1298"><net_src comp="134" pin="0"/><net_sink comp="1190" pin=40"/></net>

<net id="1299"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=41"/></net>

<net id="1300"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=42"/></net>

<net id="1301"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=43"/></net>

<net id="1302"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=44"/></net>

<net id="1303"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=45"/></net>

<net id="1304"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=46"/></net>

<net id="1305"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=47"/></net>

<net id="1306"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=48"/></net>

<net id="1307"><net_src comp="130" pin="0"/><net_sink comp="1190" pin=49"/></net>

<net id="1308"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=50"/></net>

<net id="1309"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=51"/></net>

<net id="1310"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=52"/></net>

<net id="1311"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=53"/></net>

<net id="1312"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=54"/></net>

<net id="1313"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=55"/></net>

<net id="1314"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=56"/></net>

<net id="1315"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=57"/></net>

<net id="1316"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=58"/></net>

<net id="1317"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=59"/></net>

<net id="1318"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=60"/></net>

<net id="1319"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=61"/></net>

<net id="1320"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=62"/></net>

<net id="1321"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=63"/></net>

<net id="1322"><net_src comp="48" pin="0"/><net_sink comp="1190" pin=64"/></net>

<net id="1327"><net_src comp="891" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1190" pin="66"/><net_sink comp="1323" pin=1"/></net>

<net id="1397"><net_src comp="124" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1398"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1399"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1400"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=3"/></net>

<net id="1401"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=4"/></net>

<net id="1402"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=5"/></net>

<net id="1403"><net_src comp="158" pin="0"/><net_sink comp="1329" pin=6"/></net>

<net id="1404"><net_src comp="150" pin="0"/><net_sink comp="1329" pin=7"/></net>

<net id="1405"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=8"/></net>

<net id="1406"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=9"/></net>

<net id="1407"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=10"/></net>

<net id="1408"><net_src comp="138" pin="0"/><net_sink comp="1329" pin=11"/></net>

<net id="1409"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=12"/></net>

<net id="1410"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=13"/></net>

<net id="1411"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=14"/></net>

<net id="1412"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=15"/></net>

<net id="1413"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=16"/></net>

<net id="1414"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=17"/></net>

<net id="1415"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=18"/></net>

<net id="1416"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=19"/></net>

<net id="1417"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=20"/></net>

<net id="1418"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=21"/></net>

<net id="1419"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=22"/></net>

<net id="1420"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=23"/></net>

<net id="1421"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=24"/></net>

<net id="1422"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=25"/></net>

<net id="1423"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=26"/></net>

<net id="1424"><net_src comp="134" pin="0"/><net_sink comp="1329" pin=27"/></net>

<net id="1425"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=28"/></net>

<net id="1426"><net_src comp="160" pin="0"/><net_sink comp="1329" pin=29"/></net>

<net id="1427"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=30"/></net>

<net id="1428"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=31"/></net>

<net id="1429"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=32"/></net>

<net id="1430"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=33"/></net>

<net id="1431"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=34"/></net>

<net id="1432"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=35"/></net>

<net id="1433"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=36"/></net>

<net id="1434"><net_src comp="128" pin="0"/><net_sink comp="1329" pin=37"/></net>

<net id="1435"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=38"/></net>

<net id="1436"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=39"/></net>

<net id="1437"><net_src comp="136" pin="0"/><net_sink comp="1329" pin=40"/></net>

<net id="1438"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=41"/></net>

<net id="1439"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=42"/></net>

<net id="1440"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=43"/></net>

<net id="1441"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=44"/></net>

<net id="1442"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=45"/></net>

<net id="1443"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=46"/></net>

<net id="1444"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=47"/></net>

<net id="1445"><net_src comp="158" pin="0"/><net_sink comp="1329" pin=48"/></net>

<net id="1446"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=49"/></net>

<net id="1447"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=50"/></net>

<net id="1448"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=51"/></net>

<net id="1449"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=52"/></net>

<net id="1450"><net_src comp="134" pin="0"/><net_sink comp="1329" pin=53"/></net>

<net id="1451"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=54"/></net>

<net id="1452"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=55"/></net>

<net id="1453"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=56"/></net>

<net id="1454"><net_src comp="128" pin="0"/><net_sink comp="1329" pin=57"/></net>

<net id="1455"><net_src comp="162" pin="0"/><net_sink comp="1329" pin=58"/></net>

<net id="1456"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=59"/></net>

<net id="1457"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=60"/></net>

<net id="1458"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=61"/></net>

<net id="1459"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=62"/></net>

<net id="1460"><net_src comp="48" pin="0"/><net_sink comp="1329" pin=63"/></net>

<net id="1461"><net_src comp="128" pin="0"/><net_sink comp="1329" pin=64"/></net>

<net id="1466"><net_src comp="1329" pin="66"/><net_sink comp="1462" pin=1"/></net>

<net id="1474"><net_src comp="164" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1475"><net_src comp="1462" pin="2"/><net_sink comp="1467" pin=1"/></net>

<net id="1476"><net_src comp="1323" pin="2"/><net_sink comp="1467" pin=2"/></net>

<net id="1477"><net_src comp="1184" pin="2"/><net_sink comp="1467" pin=3"/></net>

<net id="1478"><net_src comp="1045" pin="2"/><net_sink comp="1467" pin=4"/></net>

<net id="1479"><net_src comp="1467" pin="5"/><net_sink comp="192" pin=2"/></net>

<net id="1483"><net_src comp="170" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1490"><net_src comp="174" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1497"><net_src comp="178" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1500"><net_src comp="1494" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1504"><net_src comp="182" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1511"><net_src comp="327" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1515"><net_src comp="333" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1520"><net_src comp="427" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="912" pin=65"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1051" pin=65"/></net>

<net id="1523"><net_src comp="1517" pin="1"/><net_sink comp="1190" pin=65"/></net>

<net id="1524"><net_src comp="1517" pin="1"/><net_sink comp="1329" pin=65"/></net>

<net id="1528"><net_src comp="435" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1533"><net_src comp="447" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1538"><net_src comp="453" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1542"><net_src comp="459" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1547"><net_src comp="471" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1552"><net_src comp="199" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1557"><net_src comp="212" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1562"><net_src comp="225" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1567"><net_src comp="238" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1572"><net_src comp="186" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1577"><net_src comp="206" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1582"><net_src comp="219" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1587"><net_src comp="232" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1592"><net_src comp="508" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1597"><net_src comp="518" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1602"><net_src comp="554" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1607"><net_src comp="649" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1612"><net_src comp="738" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1617"><net_src comp="827" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1622"><net_src comp="850" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1462" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights16_m_weights_3 | {}
	Port: weights16_m_weights_2 | {}
	Port: weights16_m_weights_1 | {}
	Port: weights16_m_weights_s | {}
 - Input state : 
	Port: Conv1DMac_new413 : in_V_V | {4 }
	Port: Conv1DMac_new413 : weights16_m_weights_3 | {3 4 }
	Port: Conv1DMac_new413 : weights16_m_weights_2 | {3 4 }
	Port: Conv1DMac_new413 : weights16_m_weights_1 | {3 4 }
	Port: Conv1DMac_new413 : weights16_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten7 : 1
		indvar_flatten_next7 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_114_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_883 : 1
		tmp_115_mid : 2
		nm_1 : 3
		tmp_855 : 2
		sf_mid2 : 2
		tmp_937 : 4
		tmp_114_mid1 : 5
		tmp_114_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast2 : 3
		tmp_114 : 4
		tmp_134 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights16_m_weights_4 : 1
		weights16_m_weights_5 : 2
		weights16_m_weights_6 : 1
		weights16_m_weights_7 : 2
		weights16_m_weights_8 : 1
		weights16_m_weights_9 : 2
		weights16_m_weights_10 : 1
		weights16_m_weights_11 : 2
	State 4
		p_0132_3_cast_cast : 1
		p_Val2_3 : 2
		tmp_950 : 3
		tmp_89 : 3
		tmp_951 : 3
		tmp_952 : 3
		tmp_131 : 4
		tmp_132 : 3
		tmp_133 : 4
		tmp_255_3 : 5
	State 5
		p_Val2_s : 1
		tmp_938 : 2
		tmp_939 : 2
		p_Val2_cast : 3
		tmp_940 : 2
		tmp_941 : 2
		tmp_117 : 3
		tmp_118 : 2
		tmp_119 : 3
		tmp_120 : 4
		qb_assign_1 : 5
		tmp_121_cast : 5
		tmp1 : 6
		p_Val2_1 : 1
		tmp_942 : 2
		tmp_943 : 2
		p_Val2_87_1_cast : 3
		tmp_944 : 2
		tmp_945 : 2
		tmp_123 : 3
		tmp_124 : 2
		tmp_125 : 3
		tmp_255_1 : 4
		qb_assign_1_1 : 5
		tmp_256_1_cast : 5
		tmp2 : 6
		p_Val2_2 : 1
		tmp_946 : 2
		tmp_947 : 2
		p_Val2_87_2_cast : 3
		tmp_948 : 2
		tmp_949 : 2
		tmp_127 : 3
		tmp_128 : 2
		tmp_129 : 3
		tmp_255_2 : 4
		qb_assign_1_2 : 5
		tmp_256_2_cast : 5
		tmp3 : 6
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_124 : 3
	State 6
		macRegisters_0_V : 1
		macRegisters_1_V : 1
		macRegisters_2_V : 1
		StgValue_140 : 2
		StgValue_141 : 2
		StgValue_142 : 2
		p_Val2_9 : 2
		p_Val2_21_1 : 2
		p_Val2_21_2 : 2
		p_Val2_21_3 : 1
		tmp_V_412 : 3
		StgValue_153 : 4
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next7_fu_333 |    0    |    0    |    28   |
|          |         nm_1_fu_387         |    0    |    0    |    15   |
|          |        tmp_114_fu_447       |    0    |    0    |    21   |
|          |         sf_1_fu_459         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_465  |    0    |    0    |    23   |
|          |         tmp1_fu_649         |    0    |    0    |    15   |
|          |         tmp2_fu_738         |    0    |    0    |    15   |
|          |         tmp3_fu_827         |    0    |    0    |    15   |
|    add   |         tmp4_fu_844         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_850   |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_873   |    0    |    0    |    15   |
|          |   macRegisters_1_V_fu_882   |    0    |    0    |    15   |
|          |   macRegisters_2_V_fu_891   |    0    |    0    |    15   |
|          |       p_Val2_9_fu_1045      |    0    |    0    |    15   |
|          |     p_Val2_21_1_fu_1184     |    0    |    0    |    15   |
|          |     p_Val2_21_2_fu_1323     |    0    |    0    |    15   |
|          |     p_Val2_21_3_fu_1462     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_494       |    0    |    0    |    41   |
|    mul   |       p_Val2_s_fu_569       |    0    |    0    |    41   |
|          |       p_Val2_1_fu_658       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_747       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten7_fu_327  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_339   |    0    |    0    |    13   |
|          |        tmp_883_fu_375       |    0    |    0    |    13   |
|   icmp   |        tmp_134_fu_453       |    0    |    0    |    13   |
|          |       tmp_255_3_fu_554      |    0    |    0    |    11   |
|          |        tmp_120_fu_633       |    0    |    0    |    11   |
|          |       tmp_255_1_fu_722      |    0    |    0    |    11   |
|          |       tmp_255_2_fu_811      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_345        |    0    |    0    |    7    |
|          |      tmp_114_mid_fu_353     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_361       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_399       |    0    |    0    |    9    |
|          |     tmp_114_mid2_fu_419     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_427      |    0    |    0    |    6    |
|          |        nm_mid2_fu_435       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_471 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_91_fu_912        |    0    |    0    |    17   |
|    mux   |        tmp_92_fu_1051       |    0    |    0    |    17   |
|          |        tmp_93_fu_1190       |    0    |    0    |    17   |
|          |        tmp_94_fu_1329       |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_115_mid_fu_381     |    0    |    0    |    2    |
|          |      qb_assign_1_fu_639     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_728    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_817    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_836    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_855_fu_393       |    0    |    0    |    2    |
|          |        tmp_131_fu_530       |    0    |    0    |    2    |
|    or    |        tmp_117_fu_609       |    0    |    0    |    2    |
|          |        tmp_123_fu_698       |    0    |    0    |    2    |
|          |        tmp_127_fu_787       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_369 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_186      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_153_write_fu_192  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_315         |    0    |    0    |    0    |
|          |        tmp_937_fu_407       |    0    |    0    |    0    |
|   trunc  |        tmp_952_fu_526       |    0    |    0    |    0    |
|          |        tmp_941_fu_605       |    0    |    0    |    0    |
|          |        tmp_945_fu_694       |    0    |    0    |    0    |
|          |        tmp_949_fu_783       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_319        |    0    |    0    |    0    |
|          |     tmp_114_mid1_fu_411     |    0    |    0    |    0    |
|          |        tmp_133_fu_546       |    0    |    0    |    0    |
|bitconcatenate|        tmp_119_fu_625       |    0    |    0    |    0    |
|          |        tmp_125_fu_714       |    0    |    0    |    0    |
|          |        tmp_129_fu_803       |    0    |    0    |    0    |
|          |      tmp_V_412_fu_1467      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast2_fu_443       |    0    |    0    |    0    |
|          |        tmp_115_fu_479       |    0    |    0    |    0    |
|   zext   |     tmp_121_cast_fu_645     |    0    |    0    |    0    |
|          |    tmp_256_1_cast_fu_734    |    0    |    0    |    0    |
|          |    tmp_256_2_cast_fu_823    |    0    |    0    |    0    |
|          |       tmp_256_3_fu_840      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_486    |    0    |    0    |    0    |
|          |  p_0132_3_cast_cast_fu_490  |    0    |    0    |    0    |
|          |    p_08_cast1_cast_fu_563   |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_566   |    0    |    0    |    0    |
|          |      p_Val2_cast_fu_593     |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_655  |    0    |    0    |    0    |
|   sext   |   p_Val2_87_1_cast_fu_682   |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_744  |    0    |    0    |    0    |
|          |   p_Val2_87_2_cast_fu_771   |    0    |    0    |    0    |
|          |        tmp_90_fu_833        |    0    |    0    |    0    |
|          |       tmp1_cast_fu_870      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_879      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_888      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_950_fu_500       |    0    |    0    |    0    |
|          |        tmp_951_fu_518       |    0    |    0    |    0    |
|          |        tmp_938_fu_575       |    0    |    0    |    0    |
| bitselect|        tmp_940_fu_597       |    0    |    0    |    0    |
|          |        tmp_942_fu_664       |    0    |    0    |    0    |
|          |        tmp_944_fu_686       |    0    |    0    |    0    |
|          |        tmp_946_fu_753       |    0    |    0    |    0    |
|          |        tmp_948_fu_775       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_89_fu_508        |    0    |    0    |    0    |
|          |        tmp_132_fu_536       |    0    |    0    |    0    |
|          |        tmp_939_fu_583       |    0    |    0    |    0    |
|partselect|        tmp_118_fu_615       |    0    |    0    |    0    |
|          |        tmp_943_fu_672       |    0    |    0    |    0    |
|          |        tmp_124_fu_704       |    0    |    0    |    0    |
|          |        tmp_947_fu_761       |    0    |    0    |    0    |
|          |        tmp_128_fu_793       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   703   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten7_reg_1508  |    1   |
|    indvar_flatten7_reg_251    |   21   |
| indvar_flatten_next7_reg_1512 |   21   |
|  indvar_flatten_next_reg_1544 |   16   |
|     indvar_flatten_reg_262    |   16   |
|  macRegisters_0_V_3_reg_1480  |    8   |
|  macRegisters_1_V_3_reg_1487  |    8   |
|  macRegisters_2_V_3_reg_1494  |    8   |
|  macRegisters_3_V_3_reg_1501  |    8   |
|   macRegisters_3_V_reg_1619   |    8   |
|        nm_mid2_reg_1525       |    7   |
|           nm_reg_273          |    7   |
|       nm_t_mid2_reg_1517      |    6   |
|         sf_1_reg_1539         |    9   |
|           sf_reg_284          |    9   |
|         tmp1_reg_1604         |    7   |
|         tmp2_reg_1609         |    7   |
|         tmp3_reg_1614         |    7   |
|        tmp_114_reg_1530       |   14   |
|        tmp_134_reg_1535       |    1   |
|       tmp_255_3_reg_1599      |    1   |
|        tmp_89_reg_1589        |    7   |
|        tmp_951_reg_1594       |    1   |
|         tmp_V_reg_1569        |    8   |
|weights16_m_weights_10_reg_1564|   14   |
| weights16_m_weights_4_reg_1549|   14   |
| weights16_m_weights_5_reg_1574|    5   |
| weights16_m_weights_6_reg_1554|   14   |
| weights16_m_weights_7_reg_1579|    5   |
| weights16_m_weights_8_reg_1559|   14   |
| weights16_m_weights_9_reg_1584|    5   |
+-------------------------------+--------+
|             Total             |   277  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_206 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_219 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_232 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_245 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   703  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   277  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   277  |   739  |
+-----------+--------+--------+--------+--------+
