TimeQuest Timing Analyzer report for top
Thu Feb 28 13:24:30 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 15. Slow Model Hold: 'OSC_50'
 16. Slow Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 17. Slow Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 18. Slow Model Recovery: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 19. Slow Model Recovery: 'OSC_50'
 20. Slow Model Removal: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 21. Slow Model Removal: 'OSC_50'
 22. Slow Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 23. Slow Model Minimum Pulse Width: 'OSC_50'
 24. Slow Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 25. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 40. Fast Model Setup: 'OSC_50'
 41. Fast Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 42. Fast Model Hold: 'OSC_50'
 43. Fast Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 44. Fast Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 45. Fast Model Recovery: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 46. Fast Model Recovery: 'OSC_50'
 47. Fast Model Removal: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 48. Fast Model Removal: 'OSC_50'
 49. Fast Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'
 50. Fast Model Minimum Pulse Width: 'OSC_50'
 51. Fast Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'
 52. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Setup Transfers
 67. Hold Transfers
 68. Recovery Transfers
 69. Removal Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name      ; top                                               ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  56.2%      ;
;     3-4 processors         ;  18.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Feb 28 13:24:16 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                                     ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; altera_reserved_tck                            ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { altera_reserved_tck }               ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; OSC_50 ; u1|u1|altpll_component|pll|inclk[0] ; { u1|u1|altpll_component|pll|clk[0] } ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; OSC_50 ; u1|u1|altpll_component|pll|inclk[0] ; { u1|u1|altpll_component|pll|clk[2] } ;
; OSC_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { OSC_50 }                            ;
+------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                              ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 90.66 MHz  ; 90.66 MHz       ; OSC_50                                         ;      ;
; 103.52 MHz ; 103.52 MHz      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;      ;
; 108.54 MHz ; 108.54 MHz      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow Model Setup Summary                                                ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.340  ; 0.000         ;
; OSC_50                                         ; 6.858  ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 15.364 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Hold Summary                                                ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; OSC_50                                         ; 0.391 ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.391 ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.391 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow Model Recovery Summary                                             ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 5.758  ; 0.000         ;
; OSC_50                                         ; 11.832 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Removal Summary                                             ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 2.352 ; 0.000         ;
; OSC_50                                         ; 3.571 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 2.223  ; 0.000         ;
; OSC_50                                         ; 7.500  ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 17.500 ; 0.000         ;
; altera_reserved_tck                            ; 97.778 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.340 ; register:u9|data_out[6]                                                                                                              ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.001     ; 9.695      ;
; 0.409 ; register:u9|data_out[6]                                                                                                              ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.621      ;
; 0.411 ; register:u9|data_out[6]                                                                                                              ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.619      ;
; 0.475 ; register:u9|data_out[5]                                                                                                              ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.001     ; 9.560      ;
; 0.482 ; register:u9|data_out[6]                                                                                                              ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 9.535      ;
; 0.518 ; register:u9|data_out[4]                                                                                                              ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.001     ; 9.517      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.528 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.080     ; 9.428      ;
; 0.544 ; register:u9|data_out[5]                                                                                                              ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.486      ;
; 0.546 ; register:u9|data_out[5]                                                                                                              ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.484      ;
; 0.564 ; register:u9|data_out[6]                                                                                                              ; in_port:u101|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.466      ;
; 0.565 ; register:u10|data_out[0]                                                                                                             ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.007     ; 9.464      ;
; 0.587 ; register:u9|data_out[4]                                                                                                              ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.443      ;
; 0.589 ; register:u9|data_out[4]                                                                                                              ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.441      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.597 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.354      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.599 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.085     ; 9.352      ;
; 0.600 ; register:u10|data_out[1]                                                                                                             ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.000      ; 9.436      ;
; 0.606 ; register:u9|data_out[6]                                                                                                              ; in_port:u80|bus_drive                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.029     ; 9.401      ;
; 0.608 ; register:u9|data_out[6]                                                                                                              ; in_port:u88|bus_drive                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.029     ; 9.399      ;
; 0.617 ; register:u9|data_out[5]                                                                                                              ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 9.400      ;
; 0.624 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a3~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.045      ; 9.386      ;
; 0.634 ; register:u10|data_out[0]                                                                                                             ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 9.390      ;
; 0.636 ; register:u10|data_out[0]                                                                                                             ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 9.388      ;
; 0.638 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a49~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.061      ; 9.388      ;
; 0.645 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a3~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.073      ; 9.393      ;
; 0.655 ; register:u9|data_out[3]                                                                                                              ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.001     ; 9.380      ;
; 0.658 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a49~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.089      ; 9.396      ;
; 0.660 ; register:u9|data_out[4]                                                                                                              ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 9.357      ;
; 0.663 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a34~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.057      ; 9.359      ;
; 0.669 ; register:u10|data_out[1]                                                                                                             ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.005     ; 9.362      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.670 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.098     ; 9.268      ;
; 0.671 ; register:u10|data_out[1]                                                                                                             ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.005     ; 9.360      ;
; 0.685 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a34~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.085      ; 9.365      ;
; 0.687 ; in_port:u66|bus_drive                                                                                                                ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a3~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.057      ; 9.335      ;
; 0.693 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a9~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.053      ; 9.325      ;
; 0.697 ; control:u138|state.state_sl5                                                                                                         ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a3~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.073      ; 9.341      ;
; 0.699 ; register:u9|data_out[5]                                                                                                              ; in_port:u101|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.331      ;
; 0.700 ; in_port:u66|bus_drive                                                                                                                ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a49~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.073      ; 9.338      ;
; 0.706 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.049      ; 9.308      ;
; 0.707 ; register:u10|data_out[0]                                                                                                             ; in_port:u129|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.025     ; 9.304      ;
; 0.710 ; control:u138|state.state_sl5                                                                                                         ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a49~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.089      ; 9.344      ;
; 0.714 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a9~porta_we_reg  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.081      ; 9.332      ;
; 0.719 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a59~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.075      ; 9.321      ;
; 0.720 ; register:u9|data_out[2]                                                                                                              ; in_port:u122|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.001     ; 9.315      ;
; 0.723 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a20~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.051      ; 9.293      ;
; 0.724 ; register:u9|data_out[3]                                                                                                              ; in_port:u128|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.306      ;
; 0.724 ; register:u9|data_out[5]                                                                                                              ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a41~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.048      ; 9.289      ;
; 0.726 ; register:u9|data_out[3]                                                                                                              ; in_port:u106|bus_drive                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.006     ; 9.304      ;
; 0.727 ; in_port:u66|bus_drive                                                                                                                ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a34~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.069      ; 9.307      ;
; 0.727 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.077      ; 9.315      ;
; 0.737 ; control:u138|state.state_sl5                                                                                                         ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a34~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.085      ; 9.313      ;
; 0.739 ; control:u138|state.state_cpfa6                                                                                                       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a59~porta_we_reg ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.103      ; 9.329      ;
; 0.741 ; register:u9|data_out[5]                                                                                                              ; in_port:u80|bus_drive                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.029     ; 9.266      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.858 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.473      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.879 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.432      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.884 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.275      ; 5.427      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.926 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.406      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 6.981 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.351      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.085 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.246      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.094 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.238      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.102 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.229      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.139 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.192      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.204 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.128      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.210 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.121      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.212 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.295      ; 5.119      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.223 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.109      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.224 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.108      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.232 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.100      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.237 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.296      ; 5.095      ;
; 7.983 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.303      ; 4.356      ;
; 7.983 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.303      ; 4.356      ;
; 7.983 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.303      ; 4.356      ;
; 7.983 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 2.303      ; 4.356      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.364 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_response                                                                                     ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -2.385     ; 2.287      ;
; 15.508 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_add                                                                                             ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -2.385     ; 2.143      ;
; 15.631 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_idle                                                                                         ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -2.385     ; 2.020      ;
; 15.641 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_idle                                                                                            ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -2.385     ; 2.010      ;
; 30.787 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 9.145      ;
; 30.787 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 9.145      ;
; 30.787 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 9.145      ;
; 30.787 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 9.145      ;
; 30.787 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 9.145      ;
; 30.997 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.935      ;
; 30.997 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.935      ;
; 30.997 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.935      ;
; 30.997 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.935      ;
; 30.997 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.935      ;
; 31.170 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.762      ;
; 31.170 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.762      ;
; 31.170 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.762      ;
; 31.170 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.762      ;
; 31.170 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.762      ;
; 31.270 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.663      ;
; 31.270 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.663      ;
; 31.270 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.663      ;
; 31.270 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.663      ;
; 31.270 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.663      ;
; 31.289 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 8.651      ;
; 31.289 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 8.651      ;
; 31.289 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 8.651      ;
; 31.289 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 8.651      ;
; 31.289 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 8.651      ;
; 31.335 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.597      ;
; 31.335 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.597      ;
; 31.335 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.597      ;
; 31.335 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.597      ;
; 31.335 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.597      ;
; 31.358 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.574      ;
; 31.358 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.574      ;
; 31.358 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.574      ;
; 31.358 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.574      ;
; 31.358 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.574      ;
; 31.417 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.515      ;
; 31.417 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.515      ;
; 31.417 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.515      ;
; 31.417 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.515      ;
; 31.417 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.515      ;
; 31.447 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.486      ;
; 31.447 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.486      ;
; 31.447 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.486      ;
; 31.447 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.486      ;
; 31.447 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 8.486      ;
; 31.577 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.355      ;
; 31.577 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.355      ;
; 31.577 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.355      ;
; 31.577 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.355      ;
; 31.577 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 8.355      ;
; 31.612 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.335      ;
; 31.612 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.335      ;
; 31.612 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.335      ;
; 31.612 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.335      ;
; 31.612 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.335      ;
; 31.654 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.293      ;
; 31.654 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.293      ;
; 31.654 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.293      ;
; 31.654 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.293      ;
; 31.654 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.293      ;
; 31.691 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.256      ;
; 31.691 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.256      ;
; 31.691 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.256      ;
; 31.691 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.256      ;
; 31.691 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 8.256      ;
; 32.196 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 7.737      ;
; 32.196 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 7.737      ;
; 32.196 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 7.737      ;
; 32.196 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 7.737      ;
; 32.196 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.103     ; 7.737      ;
; 32.741 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 7.191      ;
; 32.741 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 7.191      ;
; 32.741 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 7.191      ;
; 32.741 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 7.191      ;
; 32.741 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.033     ; 7.191      ;
; 32.834 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 7.106      ;
; 32.834 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 7.106      ;
; 32.834 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 7.106      ;
; 32.834 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 7.106      ;
; 32.834 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.096     ; 7.106      ;
; 33.462 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.485      ;
; 33.462 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.485      ;
; 33.462 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.485      ;
; 33.462 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.485      ;
; 33.462 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.485      ;
; 33.492 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.455      ;
; 33.492 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.455      ;
; 33.492 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.455      ;
; 33.492 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.455      ;
; 33.492 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.455      ;
; 33.602 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.345      ;
; 33.602 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.345      ;
; 33.602 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.345      ;
; 33.602 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.345      ;
; 33.602 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.345      ;
; 33.711 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_break_check                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.089     ; 6.236      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; reset_toggle:u2|reset_n                                                                                                                                                                                                      ; reset_toggle:u2|reset_n                                                                                                                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|inverse                                                                                                                                                                                                             ; fft:u120|inverse                                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait_read                                                                                                                                                                                               ; fft:u120|state.state_wait_read                                                                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:u86|vga_response                                                                                                                                                                                                         ; vga:u86|vga_response                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:u69|sdram_response                                                                                                                                                                                                     ; sdram:u69|sdram_response                                                                                                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait3                                                                                                                                                                                                   ; fft:u120|state.state_wait3                                                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|sd_response                                                                                                                                                                                                          ; sd:u104|sd_response                                                                                                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|state.state_response                                                                                                                                                                                        ; serial_send:u116|state.state_response                                                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:u69|initialized                                                                                                                                                                                                        ; sdram:u69|initialized                                                                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_full                                                                            ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_full                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                       ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:u86|cpu_address_x[0]                                                                                                                                                                                                     ; vga:u86|cpu_address_x[0]                                                                                                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; usbmouse:u96|out_port:u44|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u44|port_pins[0]                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|cpu_state.cpu_state_response                                                                                                                                                                             ; serial_receive:u112|cpu_state.cpu_state_response                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|cpu_state.cpu_state_last_ack                                                                                                                                                                                        ; fft:u120|cpu_state.cpu_state_last_ack                                                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_RELEASE                                                                                                                                                   ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_RELEASE                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_read_buffer2                                                                                                                                                                                             ; sd:u104|state.state_read_buffer2                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|force_reset                                                                                                                                                                                                         ; fft:u120|force_reset                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait_sink2                                                                                                                                                                                              ; fft:u120|state.state_wait_sink2                                                                                                                                                                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|cpu_state.cpu_state_flush                                                                                                                                                                                           ; fft:u120|cpu_state.cpu_state_flush                                                                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait_cpu_read                                                                                                                                                                                           ; fft:u120|state.state_wait_cpu_read                                                                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_idle                                                                                                                                                                                                     ; sd:u104|state.state_idle                                                                                                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_response                                                                                                                                                                                                 ; sd:u104|state.state_response                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; usbmouse:u96|out_port:u42|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u42|port_pins[0]                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|cpu_state.cpu_state_read_valid                                                                                                                                                                                      ; fft:u120|cpu_state.cpu_state_read_valid                                                                                                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|receive_state.receive_state_delay1                                                                                                                                                                       ; serial_receive:u112|receive_state.receive_state_delay1                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|first_sample                                                                                                                                                                                                        ; fft:u120|first_sample                                                                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|have_data                                                                                                                                                                                                           ; fft:u120|have_data                                                                                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; usbmouse:u96|out_port:u43|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u43|port_pins[0]                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|cpu_state.cpu_state_delay_ack                                                                                                                                                                                       ; fft:u120|cpu_state.cpu_state_delay_ack                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|state.state_delay                                                                                                                                                                                           ; serial_send:u116|state.state_delay                                                                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|count[3]                                                                                                                                                                                                    ; serial_send:u116|count[3]                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|count[2]                                                                                                                                                                                                    ; serial_send:u116|count[2]                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|count[1]                                                                                                                                                                                                    ; serial_send:u116|count[1]                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|count[0]                                                                                                                                                                                                    ; serial_send:u116|count[0]                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|receive_state.receive_state_delay                                                                                                                                                                        ; serial_receive:u112|receive_state.receive_state_delay                                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait4                                                                                                                                                                                                   ; fft:u120|state.state_wait4                                                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_dirn                                                                                                                                   ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_dirn                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_data_end_out                                                                                                                                                                                                    ; fft:u120|fft_data_end_out                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                            ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; usbmouse:u96|out_port:u39|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u39|port_pins[0]                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; i2c_config:u77|i2c_audio_done                                                                                                                                                                                                ; i2c_config:u77|i2c_audio_done                                                                                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_read_sdcard8                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard8                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_write_buffer2                                                                                                                                                                                            ; sd:u104|state.state_write_buffer2                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|state.state_wait1                                                                                                                                                                                                   ; fft:u120|state.state_wait1                                                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_send:u116|state.state_idle                                                                                                                                                                                            ; serial_send:u116|state.state_idle                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:u86|write_active                                                                                                                                                                                                         ; vga:u86|write_active                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|count[2]                                                                                                                                                                                                 ; serial_receive:u112|count[2]                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|count[1]                                                                                                                                                                                                 ; serial_receive:u112|count[1]                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|count[0]                                                                                                                                                                                                 ; serial_receive:u112|count[0]                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_receive:u112|timer[0]                                                                                                                                                                                                 ; serial_receive:u112|timer[0]                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_init2                                                                                                                                                                                                    ; sd:u104|state.state_init2                                                                                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_write_sdcard8                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard8                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                            ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_write_sdcard5                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard5                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_read_sdcard5                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard5                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_read_sdcard2                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard2                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|state.state_write_sdcard2                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard2                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                          ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                       ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.START_LPP                                                                                                                       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.START_LPP                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_start                                                                 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_start                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                             ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clocks:u1|clock_8_1k                                                                                                                                                                                                         ; clocks:u1|clock_8_1k                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                             ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                    ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                          ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                               ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|buffer_dirty                                                                                                                                                                                                         ; sd:u104|buffer_dirty                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|buffer_valid                                                                                                                                                                                                         ; sd:u104|buffer_valid                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|data_count_sig[2]                                                                                                                          ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|data_count_sig[2]                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                                                               ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                    ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                           ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                              ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s1_cur.WRITE_INPUT                                                                                                                     ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s1_cur.WRITE_INPUT                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.000      ; 0.657      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.391 ; out_port:u59|port_pins[0]                                                                                                                ; out_port:u59|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|cpu_state.cpu_state_ack                                                                                                      ; camera:u131|cpu_state.cpu_state_ack                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|cpu_state.cpu_state_start                                                                                                    ; camera:u131|cpu_state.cpu_state_start                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u125|port_pins[0]                                                                                                               ; out_port:u125|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:u86|camera_to_vga_ack                                                                                                                ; vga:u86|camera_to_vga_ack                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|halfdone                                                                                                                     ; camera:u131|halfdone                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u117|port_pins[0]                                                                                                               ; out_port:u117|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|state.state_wait_frame_begin                                                                                                 ; camera:u131|state.state_wait_frame_begin                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|camera_abs_y_pos[0]                                                                                                          ; camera:u131|camera_abs_y_pos[0]                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u132|port_pins[0]                                                                                                               ; out_port:u132|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|state.state_idle                                                                                                             ; camera:u131|state.state_idle                                                                                                             ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|which_version                                                                                                                ; camera:u131|which_version                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u79|port_pins[0]                                                                                                                ; out_port:u79|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u65|port_pins[0]                                                                                                                ; out_port:u65|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u113|port_pins[0]                                                                                                               ; out_port:u113|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u126|port_pins[0]                                                                                                               ; out_port:u126|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|state.state_frame_record5                                                                                                    ; camera:u131|state.state_frame_record5                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u89|port_pins[0]                                                                                                                ; out_port:u89|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u121|port_pins[0]                                                                                                               ; out_port:u121|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u87|port_pins[0]                                                                                                                ; out_port:u87|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u83|port_pins[0]                                                                                                                ; out_port:u83|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u70|port_pins[0]                                                                                                                ; out_port:u70|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u127|port_pins[0]                                                                                                               ; out_port:u127|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|camera_y_pos[0]                                                                                                              ; camera:u131|camera_y_pos[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u137|port_pins[0]                                                                                                               ; out_port:u137|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|data_valid                                                                                                                   ; camera:u131|data_valid                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u105|port_pins[0]                                                                                                               ; out_port:u105|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u107|port_pins[0]                                                                                                               ; out_port:u107|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|byte_counter[0]                                                                                                              ; camera:u131|byte_counter[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|byte_counter[1]                                                                                                              ; camera:u131|byte_counter[1]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; camera:u131|camera_x_pos[0]                                                                                                              ; camera:u131|camera_x_pos[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u72|port_pins[0]                                                                                                                ; out_port:u72|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u97|port_pins[0]                                                                                                                ; out_port:u97|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; out_port:u62|port_pins[0]                                                                                                                ; out_port:u62|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; in_port:u130|synchronizer16:u1|sync_reg_out[2]                                                                                           ; in_port:u130|synchronizer16:u1|out[2]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; in_port:u68|synchronizer16:u1|sync_reg_out[5]                                                                                            ; in_port:u68|synchronizer16:u1|out[5]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; in_port:u57|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u57|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u134|synchronizer16:u2|sync_reg_out[4]                                                                                          ; out_port:u134|synchronizer16:u2|out[4]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u134|synchronizer16:u2|sync_reg_out[8]                                                                                          ; out_port:u134|synchronizer16:u2|out[8]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u44|synchronizer16:u2|sync_reg_out[9]                                                                                           ; out_port:u44|synchronizer16:u2|out[9]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u45|synchronizer16:u2|sync_reg_out[6]                                                                                           ; out_port:u45|synchronizer16:u2|out[6]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u50|synchronizer16:u2|sync_reg_out[2]                                                                                           ; out_port:u50|synchronizer16:u2|out[2]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u50|synchronizer16:u2|sync_reg_out[11]                                                                                          ; out_port:u50|synchronizer16:u2|out[11]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; synchronizer:u4|sync_reg_out                                                                                                             ; synchronizer:u3|out                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; in_port:u99|synchronizer16:u1|sync_reg_out[7]                                                                                            ; in_port:u99|synchronizer16:u1|out[7]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; in_port:u115|synchronizer16:u1|sync_reg_out[3]                                                                                           ; in_port:u115|synchronizer16:u1|out[3]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; in_port:u99|synchronizer16:u1|sync_reg_out[8]                                                                                            ; in_port:u99|synchronizer16:u1|out[8]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; in_port:u76|synchronizer16:u1|sync_reg_out[9]                                                                                            ; in_port:u76|synchronizer16:u1|out[9]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u134|synchronizer16:u2|sync_reg_out[3]                                                                                          ; out_port:u134|synchronizer16:u2|out[3]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u44|synchronizer16:u2|sync_reg_out[0]                                                                                           ; out_port:u44|synchronizer16:u2|out[0]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u44|synchronizer16:u2|sync_reg_out[14]                                                                                          ; out_port:u44|synchronizer16:u2|out[14]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u45|synchronizer16:u2|sync_reg_out[1]                                                                                           ; out_port:u45|synchronizer16:u2|out[1]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u45|synchronizer16:u2|sync_reg_out[5]                                                                                           ; out_port:u45|synchronizer16:u2|out[5]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u55|synchronizer16:u2|sync_reg_out[1]                                                                                           ; out_port:u55|synchronizer16:u2|out[1]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_port:u55|synchronizer16:u2|sync_reg_out[10]                                                                                          ; out_port:u55|synchronizer16:u2|out[10]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; out_port:u135|synchronizer16:u2|sync_reg_out[4]                                                                                          ; out_port:u135|synchronizer16:u2|out[4]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u44|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u44|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u44|synchronizer16:u2|sync_reg_out[10]                                                                                          ; out_port:u44|synchronizer16:u2|out[10]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u44|synchronizer16:u2|sync_reg_out[11]                                                                                          ; out_port:u44|synchronizer16:u2|out[11]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u45|synchronizer16:u2|sync_reg_out[0]                                                                                           ; out_port:u45|synchronizer16:u2|out[0]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u45|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u45|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u45|synchronizer16:u2|sync_reg_out[7]                                                                                           ; out_port:u45|synchronizer16:u2|out[7]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u50|synchronizer16:u2|sync_reg_out[12]                                                                                          ; out_port:u50|synchronizer16:u2|out[12]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_port:u55|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u55|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; in_port:u98|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u98|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; in_port:u85|synchronizer16:u1|sync_reg_out[6]                                                                                            ; in_port:u85|synchronizer16:u1|out[6]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; out_port:u135|synchronizer16:u2|sync_reg_out[5]                                                                                          ; out_port:u135|synchronizer16:u2|out[5]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; out_port:u134|synchronizer16:u2|sync_reg_out[1]                                                                                          ; out_port:u134|synchronizer16:u2|out[1]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; in_port:u111|synchronizer16:u1|sync_reg_out[8]                                                                                           ; in_port:u111|synchronizer16:u1|out[8]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u132|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u132|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; camera:u131|which_version                                                                                                                ; camera:u131|clock_meta                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u135|synchronizer16:u2|sync_reg_out[3]                                                                                          ; out_port:u135|synchronizer16:u2|out[3]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u135|synchronizer16:u2|sync_reg_out[7]                                                                                          ; out_port:u135|synchronizer16:u2|out[7]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u135|synchronizer16:u2|sync_reg_out[8]                                                                                          ; out_port:u135|synchronizer16:u2|out[8]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u134|synchronizer16:u2|sync_reg_out[5]                                                                                          ; out_port:u134|synchronizer16:u2|out[5]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u44|synchronizer16:u2|sync_reg_out[5]                                                                                           ; out_port:u44|synchronizer16:u2|out[5]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; out_port:u55|synchronizer16:u2|sync_reg_out[12]                                                                                          ; out_port:u55|synchronizer16:u2|out[12]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; out_port:u134|synchronizer16:u2|sync_reg_out[2]                                                                                          ; out_port:u134|synchronizer16:u2|out[2]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; out_port:u55|synchronizer16:u2|sync_reg_out[15]                                                                                          ; out_port:u55|synchronizer16:u2|out[15]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; in_port:u99|synchronizer16:u1|sync_reg_out[3]                                                                                            ; in_port:u99|synchronizer16:u1|out[3]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; in_port:u76|synchronizer16:u1|sync_reg_out[13]                                                                                           ; in_port:u76|synchronizer16:u1|out[13]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; out_port:u135|synchronizer16:u2|sync_reg_out[6]                                                                                          ; out_port:u135|synchronizer16:u2|out[6]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; out_port:u55|synchronizer16:u2|sync_reg_out[8]                                                                                           ; out_port:u55|synchronizer16:u2|out[8]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; in_port:u76|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u76|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; in_port:u129|synchronizer16:u1|sync_reg_out[15]                                                                                          ; in_port:u129|synchronizer16:u1|out[15]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; in_port:u85|synchronizer16:u1|sync_reg_out[1]                                                                                            ; in_port:u85|synchronizer16:u1|out[1]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; camera:u131|cpu_state.cpu_state_idle                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; out_port:u135|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u135|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; control:u138|state.state_not2                                                                                                            ; control:u138|state.state_not3                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; control:u138|state.state_div7                                                                                                            ; control:u138|state.state_div8                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; out_port:u134|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u134|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; out_port:u134|synchronizer16:u2|sync_reg_out[7]                                                                                          ; out_port:u134|synchronizer16:u2|out[7]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; in_port:u85|synchronizer16:u1|sync_reg_out[5]                                                                                            ; in_port:u85|synchronizer16:u1|out[5]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; in_port:u85|synchronizer16:u1|sync_reg_out[4]                                                                                            ; in_port:u85|synchronizer16:u1|out[4]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; in_port:u85|synchronizer16:u1|sync_reg_out[9]                                                                                            ; in_port:u85|synchronizer16:u1|out[9]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; in_port:u99|synchronizer16:u1|sync_reg_out[11]                                                                                           ; in_port:u99|synchronizer16:u1|out[11]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.391 ; clocks:u1|clock_slow[0]                                                                                                                                   ; clocks:u1|clock_slow[0]                                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|state.state_response                                                                                                                     ; ps2_keyboard:u64|state.state_response                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|clock_8_1k_sync_last                                                                                                                       ; microphone:u82|clock_8_1k_sync_last                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|full_dff                         ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|full_dff                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[0]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[0]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|rd_ptr_lsb                       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|rd_ptr_lsb                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[1]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[1]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[2]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[2]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[3]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[3]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[4]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[4]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                        ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; speaker:u78|AUD_XCK                                                                                                                                       ; speaker:u78|AUD_XCK                                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|sample_avail                                                                                                                               ; microphone:u82|sample_avail                                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; speaker:u78|current_sample_played                                                                                                                         ; speaker:u78|current_sample_played                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ps2_keyboard:u64|state.state_extended_waitnext                                                                                                            ; ps2_keyboard:u64|state.state_extended_waitnext                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|count[0]                                                                                                                                   ; microphone:u82|count[0]                                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; microphone:u82|AUD_ADCLRCK                                                                                                                                ; microphone:u82|AUD_ADCLRCK                                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; out_port:u79|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u79|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; out_port:u81|synchronizer16:u2|sync_reg_out[2]                                                                                                            ; out_port:u81|synchronizer16:u2|out[2]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; speaker:u78|shift_reg[4]                                                                                                                                  ; speaker:u78|shift_reg[5]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; out_port:u83|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u83|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_port:u81|synchronizer16:u2|sync_reg_out[4]                                                                                                            ; out_port:u81|synchronizer16:u2|out[4]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; ps2_keyboard:u64|lowercase_out[0]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[0]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; speaker:u78|shift_reg[22]                                                                                                                                 ; speaker:u78|shift_reg[23]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; ps2_keyboard:u64|state.state_response                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; synchronizer:u6|sync_reg_out                                                                                                                              ; synchronizer:u6|out                                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; ps2_keyboard:u64|lowercase_out[4]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[4]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; out_port:u81|synchronizer16:u2|sync_reg_out[6]                                                                                                            ; out_port:u81|synchronizer16:u2|out[6]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; ps2_keyboard:u64|lowercase_out[1]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[1]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_o57:usedw_counter|safe_q[4] ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_o57:usedw_counter|safe_q[4] ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; microphone:u82|shift_reg[22]                                                                                                                              ; microphone:u82|shift_reg[23]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; out_port:u81|synchronizer16:u2|sync_reg_out[11]                                                                                                           ; out_port:u81|synchronizer16:u2|out[11]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; out_port:u81|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u81|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; ps2_keyboard:u64|state.state_response                                                                                                                     ; ps2_keyboard:u64|ps2_response_sync                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; microphone:u82|microphone_response                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; microphone:u82|shift_reg[23]                                                                                                                              ; microphone:u82|microphone_sample[15]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; out_port:u81|synchronizer16:u2|sync_reg_out[14]                                                                                                           ; out_port:u81|synchronizer16:u2|out[14]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; out_port:u81|synchronizer16:u2|sync_reg_out[3]                                                                                                            ; out_port:u81|synchronizer16:u2|out[3]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data5                                                                                              ; ps2_keyboard:u64|ps2_serial:u3|state.state_data5                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; speaker:u78|shift_reg[1]                                                                                                                                  ; speaker:u78|shift_reg[2]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; microphone:u82|shift_reg[21]                                                                                                                              ; microphone:u82|microphone_sample[13]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; microphone:u82|shift_reg[22]                                                                                                                              ; microphone:u82|microphone_sample[14]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; microphone:u82|shift_reg[15]                                                                                                                              ; microphone:u82|shift_reg[16]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; out_port:u81|synchronizer16:u2|sync_reg_out[12]                                                                                                           ; out_port:u81|synchronizer16:u2|out[12]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; speaker:u78|shift_reg[13]                                                                                                                                 ; speaker:u78|shift_reg[14]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; speaker:u78|current_sample[3]                                                                                                                             ; speaker:u78|shift_reg[11]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; speaker:u78|shift_reg[8]                                                                                                                                  ; speaker:u78|shift_reg[9]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; clocks:u1|clock_slow[19]                                                                                                                                  ; clocks:u1|clock_slow[19]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; speaker:u78|shift_reg[18]                                                                                                                                 ; speaker:u78|shift_reg[19]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; speaker:u78|shift_reg[2]                                                                                                                                  ; speaker:u78|shift_reg[3]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_c5b:wr_ptr|safe_q[4]        ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_c5b:wr_ptr|safe_q[4]        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_parity                                                                                             ; ps2_keyboard:u64|ps2_serial:u3|state.state_parity                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; speaker:u78|current_sample[8]                                                                                                                             ; speaker:u78|shift_reg[16]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; speaker:u78|shift_reg[9]                                                                                                                                  ; speaker:u78|shift_reg[10]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; speaker:u78|shift_reg[5]                                                                                                                                  ; speaker:u78|shift_reg[6]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; speaker:u78|shift_reg[3]                                                                                                                                  ; speaker:u78|shift_reg[4]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; speaker:u78|shift_reg[23]                                                                                                                                 ; speaker:u78|shift_reg[0]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; speaker:u78|shift_reg[7]                                                                                                                                  ; speaker:u78|shift_reg[8]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; ps2_keyboard:u64|state.state_break_check                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; microphone:u82|shift_reg[21]                                                                                                                              ; microphone:u82|shift_reg[22]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; ps2_keyboard:u64|state.state_break                                                                                                                        ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; microphone:u82|shift_reg[18]                                                                                                                              ; microphone:u82|microphone_sample[10]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; microphone:u82|shift_reg[19]                                                                                                                              ; microphone:u82|shift_reg[20]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; microphone:u82|shift_reg[18]                                                                                                                              ; microphone:u82|shift_reg[19]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; speaker:u78|speaker_response                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; microphone:u82|shift_reg[19]                                                                                                                              ; microphone:u82|microphone_sample[11]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; microphone:u82|shift_reg[17]                                                                                                                              ; microphone:u82|shift_reg[18]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; speaker:u78|cpu_state.cpu_state_add                                                                                                                       ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; microphone:u82|mic_state.mic_state_samplesave                                                                                                             ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; microphone:u82|mic_state.mic_state_receive1                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; ps2_keyboard:u64|ps2_serial:u3|state.state_start                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_start                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; microphone:u82|cpu_state.cpu_state_reset                                                                                                                  ; ps2_keyboard:u64|state.state_idle                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; out_port:u65|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u65|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; microphone:u82|mic_state.mic_state_receive1                                                                                                               ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; out_port:u65|synchronizer16:u2|out[0]                                                                                                                     ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                                                ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.813      ;
; 0.649 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data0                                                                                              ; ps2_keyboard:u64|ps2_serial:u3|state.state_data0                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.915      ;
; 0.651 ; speaker:u78|current_sample[11]                                                                                                                            ; speaker:u78|shift_reg[19]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.917      ;
; 0.652 ; speaker:u78|shift_reg[17]                                                                                                                                 ; speaker:u78|shift_reg[18]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; ps2_keyboard:u64|lowercase_out[7]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[7]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.002      ; 0.921      ;
; 0.653 ; ps2_keyboard:u64|ps2_serial:u3|state.state_data2                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data3                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; ps2_keyboard:u64|ps2_serial:u3|state.state_data1                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data2                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; out_port:u81|synchronizer16:u2|sync_reg_out[13]                                                                                                           ; out_port:u81|synchronizer16:u2|out[13]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; ps2_keyboard:u64|ps2_serial:u3|ps2_dat_sync                                                                                                               ; ps2_keyboard:u64|ps2_serial:u3|buf_in[7]                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; speaker:u78|current_sample[9]                                                                                                                             ; speaker:u78|shift_reg[17]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.921      ;
; 0.656 ; microphone:u82|shift_reg[6]                                                                                                                               ; microphone:u82|shift_reg[7]                                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; ps2_keyboard:u64|ps2_serial:u3|state.state_data7                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_parity                                                                                             ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; microphone:u82|shift_reg[4]                                                                                                                               ; microphone:u82|shift_reg[5]                                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; ps2_keyboard:u64|ps2_serial:u3|state.state_data5                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data6                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; microphone:u82|shift_reg[0]                                                                                                                               ; microphone:u82|shift_reg[1]                                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT8                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT4                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT3                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT2                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT1                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 4.223      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT7                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.758 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.024      ; 4.219      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.027      ; 4.034      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 4.030      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 4.030      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 4.030      ;
; 5.946 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT9 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 4.030      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.056 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.023      ; 3.920      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.233 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.012     ; 3.791      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
; 6.324 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.019     ; 3.610      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_50'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[10]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[2]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[5]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[4]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[1]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[7]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 8.158      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[0]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[3]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[10]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[10]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.035     ; 8.169      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 8.163      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 8.163      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int                                                         ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[21]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[12]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[11]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[9]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[2]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[2]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[6]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[8]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[26]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 8.163      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[20]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[19]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[13]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[14]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[5]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[5]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[4]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[4]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[1]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 8.171      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[1]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[7]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 8.156      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[7]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 8.158      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[0]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[0]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[3]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[3]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 8.174      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[22]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 8.158      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[23]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[17]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[18]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[16]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[15]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[21]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[21]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[12]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 8.171      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[12]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[11]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 8.171      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[11]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[9]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 8.171      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[9]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[6]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[6]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[8]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[8]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[27]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[28]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[26]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[26]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[37]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[25]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 8.180      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[24]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|source_stall_d                                                                                                                             ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|stall_reg                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 8.163      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_stall_reg                                              ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[20]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[20]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 8.171      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[19]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.035     ; 8.169      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[19]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.035     ; 8.169      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[13]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[13]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[14]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[14]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 8.174      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_eop_s                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 8.162      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[31]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[22]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 8.158      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[22]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 8.160      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[32]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[34]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[33]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 8.161      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[36]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[35]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 8.174      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[23]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[23]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|send_sop_s                                                                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.029     ; 8.175      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sink_ready_ctrl_d                                                                                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|sink_stall_reg                                                ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 8.173      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[1]                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 8.162      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[0]                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 8.162      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 8.162      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[17]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[17]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.026     ; 8.178      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[18]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 8.170      ;
; 11.832 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[18]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 8.172      ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                  ;
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[6]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[5]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[4]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[3]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[1]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.352 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[2]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.024     ; 2.594      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.355 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.031     ; 2.590      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[6]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[5]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[4]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[3]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[2]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[1]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.660 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[0]                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.037     ; 2.889      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.856 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.102      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.857 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 2.981      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.860 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 2.989      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT5  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT6  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT9  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT10 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT11 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT12 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT13 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT14 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT15 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.967 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAB_REGOUT16 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.014      ; 3.091      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT3  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT4  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT5  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT8  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT9  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT10 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT11 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT12 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT13 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT14 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT15 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 2.970 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAB_REGOUT16 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.019      ; 3.099      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.138 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.008      ; 3.256      ;
; 3.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.015      ; 3.280      ;
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_50'                                                                                                                                                                                                                                                            ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[23]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[0]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[7]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[2]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[19]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[3]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.009      ; 3.846      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.008      ; 3.845      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[24]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[25]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[15]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_DEASSERT                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[4]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[1]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[8]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[9]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[26]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.008      ; 3.845      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[5]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[21]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[12]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[18]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[50]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[82]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[114]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|auxiliary_status_reg[4]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[6]                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_PREDEFINED_COMMAND        ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[0]                                                              ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[64]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[0]                                                         ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[10]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]              ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 3.805      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.009      ; 3.846      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|local_reg                                 ; OSC_50       ; OSC_50      ; 0.000        ; -0.007     ; 3.830      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_AWAIT_USER_COMMAND                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[13]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|auxiliary_status_reg[5]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[2]                                                              ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]              ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[18]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[50]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[115]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[51]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[83]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[115]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[48]              ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_RESET                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[27]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.007      ; 3.844      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[6]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[30]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[83]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[19]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[51]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[19]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.026     ; 3.811      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[116]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[4]                                                              ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[47]              ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[104]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[72]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[40]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[104]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[10]                                                             ; OSC_50       ; OSC_50      ; 0.000        ; -0.025     ; 3.812      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[11]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[54]              ; OSC_50       ; OSC_50      ; 0.000        ; -0.035     ; 3.802      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 3.842      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.003      ; 3.840      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY             ; OSC_50       ; OSC_50      ; 0.000        ; 0.004      ; 3.841      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE   ; OSC_50       ; OSC_50      ; 0.000        ; 0.002      ; 3.839      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[117]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[53]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.034     ; 3.803      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[14]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.036     ; 3.801      ;
; 3.571 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.007      ; 3.844      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_datain_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_datain_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_memory_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_memory_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_we_reg         ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_we_reg         ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg2  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg17 ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg1                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg1                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_we_reg                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_we_reg                                                        ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a1~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a1~porta_memory_reg0                                                   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_we_reg       ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_we_reg       ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a7~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a7~porta_memory_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg1                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg1                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg2                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg2                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg3                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg3                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg4                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg4                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg5                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg5                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg6                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg6                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg7                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg7                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[0]                                                                                                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[0]                                                                                                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[10]                                                                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[10]                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; 5.296  ; 5.296  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; 4.181  ; 4.181  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; 3.589  ; 3.589  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; 3.604  ; 3.604  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; 3.605  ; 3.605  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; 4.563  ; 4.563  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; 4.441  ; 4.441  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; 4.051  ; 4.051  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; 3.731  ; 3.731  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; 3.602  ; 3.602  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; 5.296  ; 5.296  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; 4.816  ; 4.816  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; 4.564  ; 4.564  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; 3.652  ; 3.652  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; 3.634  ; 3.634  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; 3.650  ; 3.650  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; 4.604  ; 4.604  ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; 4.377  ; 4.377  ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; 4.007  ; 4.007  ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; 4.007  ; 4.007  ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; 7.676  ; 7.676  ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; 3.482  ; 3.482  ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; 7.008  ; 7.008  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; 6.886  ; 6.886  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; 6.896  ; 6.896  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; 6.366  ; 6.366  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; 6.886  ; 6.886  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; 7.008  ; 7.008  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; 6.551  ; 6.551  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; 6.280  ; 6.280  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; 6.824  ; 6.824  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; 6.662  ; 6.662  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; 6.664  ; 6.664  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; 6.100  ; 6.100  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; 6.497  ; 6.497  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; 6.393  ; 6.393  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; 6.071  ; 6.071  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; 6.055  ; 6.055  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; 6.506  ; 6.506  ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; 4.129  ; 4.129  ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; 3.570  ; 3.570  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; 7.336  ; 7.336  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; 12.137 ; 12.137 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; 8.033  ; 8.033  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; 8.375  ; 8.375  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; 8.460  ; 8.460  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; 7.974  ; 7.974  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; 9.382  ; 9.382  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; 8.948  ; 8.948  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; 8.606  ; 8.606  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; 12.137 ; 12.137 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; 7.162  ; 7.162  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; 6.780  ; 6.780  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; 7.017  ; 7.017  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; -3.359 ; -3.359 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; -3.951 ; -3.951 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; -3.359 ; -3.359 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; -3.374 ; -3.374 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; -3.375 ; -3.375 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; -4.333 ; -4.333 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; -4.211 ; -4.211 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; -3.821 ; -3.821 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; -3.501 ; -3.501 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; -3.372 ; -3.372 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; -5.066 ; -5.066 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; -4.586 ; -4.586 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; -4.334 ; -4.334 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; -3.422 ; -3.422 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; -3.404 ; -3.404 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; -3.420 ; -3.420 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; -4.374 ; -4.374 ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; -4.147 ; -4.147 ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; -3.777 ; -3.777 ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; -3.777 ; -3.777 ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; -3.082 ; -3.082 ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; -3.252 ; -3.252 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; -2.956 ; -2.956 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; -3.691 ; -3.691 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; -3.850 ; -3.850 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; -3.613 ; -3.613 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; -3.716 ; -3.716 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; -3.944 ; -3.944 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; -3.440 ; -3.440 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; -3.278 ; -3.278 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; -3.935 ; -3.935 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; -3.619 ; -3.619 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; -3.432 ; -3.432 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; -3.618 ; -3.618 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; -3.638 ; -3.638 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; -3.674 ; -3.674 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; -2.956 ; -2.956 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; -3.198 ; -3.198 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; -3.616 ; -3.616 ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; -3.899 ; -3.899 ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; -3.340 ; -3.340 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; -6.961 ; -6.961 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; -7.138 ; -7.138 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; -7.337 ; -7.337 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; -7.138 ; -7.138 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; -7.660 ; -7.660 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; -7.528 ; -7.528 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; -7.344 ; -7.344 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; -7.186 ; -7.186 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; -7.586 ; -7.586 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; -7.496 ; -7.496 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; -6.932 ; -6.932 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; -6.550 ; -6.550 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; -6.620 ; -6.620 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 12.685 ; 12.685 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 12.685 ; 12.685 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 11.834 ; 11.834 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 9.712  ; 9.712  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 9.809  ; 9.809  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 10.482 ; 10.482 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 9.555  ; 9.555  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 10.331 ; 10.331 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 10.476 ; 10.476 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 8.956  ; 8.956  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 9.814  ; 9.814  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 8.704  ; 8.704  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 9.931  ; 9.931  ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 10.206 ; 10.206 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 10.302 ; 10.302 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 7.758  ; 7.758  ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422  ; 5.422  ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 7.293  ; 7.293  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 7.326  ; 7.326  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 6.728  ; 6.728  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 6.735  ; 6.735  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 6.737  ; 6.737  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 6.731  ; 6.731  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 7.026  ; 7.026  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 7.104  ; 7.104  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 7.035  ; 7.035  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 6.790  ; 6.790  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 6.094  ; 6.094  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 6.106  ; 6.106  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 6.104  ; 6.104  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 6.116  ; 6.116  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 6.079  ; 6.079  ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 8.545  ; 8.545  ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 7.786  ; 7.786  ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 8.872  ; 8.872  ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 9.561  ; 9.561  ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 8.322  ; 8.322  ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 8.322  ; 8.322  ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 6.556  ; 6.556  ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 6.556  ; 6.556  ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 6.074  ; 6.074  ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 6.086  ; 6.086  ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 8.670  ; 8.670  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 7.156  ; 7.156  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 7.715  ; 7.715  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 7.694  ; 7.694  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 7.268  ; 7.268  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 7.446  ; 7.446  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 8.670  ; 8.670  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 7.381  ; 7.381  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 7.112  ; 7.112  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 7.551  ; 7.551  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 7.294  ; 7.294  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 7.970  ; 7.970  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 7.216  ; 7.216  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 7.713  ; 7.713  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 7.320  ; 7.320  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 7.417  ; 7.417  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 6.593  ; 6.593  ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 7.506  ; 7.506  ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 7.018  ; 7.018  ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 7.714  ; 7.714  ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 6.935  ; 6.935  ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 7.058  ; 7.058  ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 7.116  ; 7.116  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 7.116  ; 7.116  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 7.100  ; 7.100  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 7.113  ; 7.113  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 6.904  ; 6.904  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 6.902  ; 6.902  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 6.924  ; 6.924  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 6.937  ; 6.937  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 6.950  ; 6.950  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 6.899  ; 6.899  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 6.866  ; 6.866  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 6.685  ; 6.685  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 6.683  ; 6.683  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 6.676  ; 6.676  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 6.736  ; 6.736  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 6.667  ; 6.667  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 6.650  ; 6.650  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 6.469  ; 6.469  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 6.498  ; 6.498  ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 6.970  ; 6.970  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 6.970  ; 6.970  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 6.717  ; 6.717  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 6.717  ; 6.717  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 6.892  ; 6.892  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 6.423  ; 6.423  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 6.513  ; 6.513  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 6.426  ; 6.426  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 6.477  ; 6.477  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 6.684  ; 6.684  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 6.692  ; 6.692  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 6.676  ; 6.676  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 6.656  ; 6.656  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 6.679  ; 6.679  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 6.674  ; 6.674  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 6.893  ; 6.893  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 6.882  ; 6.882  ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 7.202  ; 7.202  ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 7.163  ; 7.163  ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 7.164  ; 7.164  ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 9.227  ; 9.227  ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 7.133  ; 7.133  ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 6.648  ; 6.648  ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 6.748  ; 6.748  ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 6.881  ; 6.881  ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 6.947  ; 6.947  ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 6.937  ; 6.937  ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 6.918  ; 6.918  ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 6.919  ; 6.919  ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 7.133  ; 7.133  ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 7.120  ; 7.120  ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 8.710  ; 8.710  ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 8.653  ; 8.653  ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 6.894  ; 6.894  ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 6.461  ; 6.461  ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 6.437  ; 6.437  ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 6.433  ; 6.433  ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 6.665  ; 6.665  ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 6.662  ; 6.662  ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 6.453  ; 6.453  ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 6.618  ; 6.618  ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 6.644  ; 6.644  ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 6.672  ; 6.672  ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 6.894  ; 6.894  ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 8.846  ; 8.846  ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 6.667  ; 6.667  ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 6.653  ; 6.653  ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 6.648  ; 6.648  ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 6.645  ; 6.645  ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 6.671  ; 6.671  ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 6.422  ; 6.422  ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 6.435  ; 6.435  ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 6.644  ; 6.644  ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 6.409  ; 6.409  ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 8.333  ; 8.333  ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422  ; 5.422  ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 5.031  ; 5.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 4.996  ; 4.996  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 5.004  ; 5.004  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 5.017  ; 5.017  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 5.031  ; 5.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 4.981  ; 4.981  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 4.767  ; 4.767  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 4.766  ; 4.766  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 7.380  ; 7.380  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 7.058  ; 7.058  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 6.988  ; 6.988  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 7.097  ; 7.097  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 6.549  ; 6.549  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 7.276  ; 7.276  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 7.297  ; 7.297  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 7.380  ; 7.380  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 6.287  ; 6.287  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 5.773  ; 5.773  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 5.874  ; 5.874  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 6.119  ; 6.119  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 6.287  ; 6.287  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 5.879  ; 5.879  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 5.907  ; 5.907  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 6.888  ; 6.888  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 5.602  ; 5.602  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 6.888  ; 6.888  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 6.593  ; 6.593  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 5.886  ; 5.886  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 5.790  ; 5.790  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 5.604  ; 5.604  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 6.534  ; 6.534  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 5.646  ; 5.646  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 5.374  ; 5.374  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 5.632  ; 5.632  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 5.651  ; 5.651  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 5.675  ; 5.675  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 5.661  ; 5.661  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 6.668  ; 6.668  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 6.000  ; 6.000  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 5.973  ; 5.973  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 6.245  ; 6.245  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 5.794  ; 5.794  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 6.022  ; 6.022  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 6.282  ; 6.282  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 6.668  ; 6.668  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 8.300  ; 8.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 6.748  ; 6.748  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 7.535  ; 7.535  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 7.019  ; 7.019  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 7.491  ; 7.491  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 7.711  ; 7.711  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 8.140  ; 8.140  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 8.300  ; 8.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 8.286  ; 8.286  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 7.140  ; 7.140  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 7.170  ; 7.170  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 7.356  ; 7.356  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 8.203  ; 8.203  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 8.156  ; 8.156  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 7.031  ; 7.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 8.286  ; 8.286  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 6.189  ; 6.189  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 5.308  ; 5.308  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 5.233  ; 5.233  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 6.189  ; 6.189  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 5.100  ; 5.100  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 5.992  ; 5.992  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 4.694  ; 4.694  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 4.702  ; 4.702  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 5.229  ; 5.229  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 6.223  ; 6.223  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 6.218  ; 6.218  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 5.369  ; 5.369  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 6.223  ; 6.223  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 4.781  ; 4.781  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 5.021  ; 5.021  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 5.172  ; 5.172  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 4.682  ; 4.682  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 5.689  ; 5.689  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 4.020  ; 4.020  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 4.188  ; 4.188  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 4.239  ; 4.239  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 4.236  ; 4.236  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 3.961  ; 3.961  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 4.045  ; 4.045  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 4.300  ; 4.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 4.552  ; 4.552  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 6.430  ; 6.430  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 6.734  ; 6.734  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 6.487  ; 6.487  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 6.430  ; 6.430  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 6.734  ; 6.734  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 7.013 ; 7.013 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 9.157 ; 9.157 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 8.304 ; 8.304 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 7.457 ; 7.457 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 7.553 ; 7.553 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 7.956 ; 7.956 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 7.270 ; 7.270 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 7.806 ; 7.806 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 7.951 ; 7.951 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 7.013 ; 7.013 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 7.870 ; 7.870 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 7.213 ; 7.213 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 7.982 ; 7.982 ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 8.263 ; 8.263 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 8.353 ; 8.353 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 7.453 ; 7.453 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422 ; 5.422 ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 6.079 ; 6.079 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 7.293 ; 7.293 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 7.326 ; 7.326 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 7.765 ; 7.765 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 6.728 ; 6.728 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 6.735 ; 6.735 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 6.737 ; 6.737 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 6.731 ; 6.731 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 7.026 ; 7.026 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 7.104 ; 7.104 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 7.035 ; 7.035 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 6.790 ; 6.790 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 6.094 ; 6.094 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 6.106 ; 6.106 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 6.104 ; 6.104 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 6.116 ; 6.116 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 6.079 ; 6.079 ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 7.463 ; 7.463 ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 7.452 ; 7.452 ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 8.872 ; 8.872 ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 9.400 ; 9.400 ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 8.322 ; 8.322 ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 8.322 ; 8.322 ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 6.074 ; 6.074 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 6.556 ; 6.556 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 6.074 ; 6.074 ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 6.086 ; 6.086 ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 7.112 ; 7.112 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 7.156 ; 7.156 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 7.715 ; 7.715 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 7.694 ; 7.694 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 7.268 ; 7.268 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 7.446 ; 7.446 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 8.670 ; 8.670 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 7.381 ; 7.381 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 7.112 ; 7.112 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 7.551 ; 7.551 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 7.294 ; 7.294 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 7.970 ; 7.970 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 7.216 ; 7.216 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 7.713 ; 7.713 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 7.320 ; 7.320 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 7.417 ; 7.417 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 7.765 ; 7.765 ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 6.593 ; 6.593 ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 7.506 ; 7.506 ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 7.018 ; 7.018 ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 7.383 ; 7.383 ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 6.935 ; 6.935 ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 7.058 ; 7.058 ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 6.469 ; 6.469 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 7.116 ; 7.116 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 7.100 ; 7.100 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 7.113 ; 7.113 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 6.904 ; 6.904 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 6.902 ; 6.902 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 6.924 ; 6.924 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 6.937 ; 6.937 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 6.950 ; 6.950 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 6.899 ; 6.899 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 6.866 ; 6.866 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 6.685 ; 6.685 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 6.683 ; 6.683 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 6.676 ; 6.676 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 6.736 ; 6.736 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 6.667 ; 6.667 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 6.650 ; 6.650 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 6.469 ; 6.469 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 6.498 ; 6.498 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 6.423 ; 6.423 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 6.970 ; 6.970 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 6.717 ; 6.717 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 6.717 ; 6.717 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 6.892 ; 6.892 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 6.423 ; 6.423 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 6.513 ; 6.513 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 6.426 ; 6.426 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 6.477 ; 6.477 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 6.684 ; 6.684 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 6.692 ; 6.692 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 6.676 ; 6.676 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 6.656 ; 6.656 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 6.679 ; 6.679 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 6.674 ; 6.674 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 6.893 ; 6.893 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 6.882 ; 6.882 ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 7.202 ; 7.202 ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 7.163 ; 7.163 ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 7.164 ; 7.164 ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 9.227 ; 9.227 ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 6.648 ; 6.648 ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 6.648 ; 6.648 ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 6.748 ; 6.748 ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 6.881 ; 6.881 ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 6.872 ; 6.872 ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 6.947 ; 6.947 ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 6.937 ; 6.937 ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 6.918 ; 6.918 ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 6.919 ; 6.919 ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 7.133 ; 7.133 ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 7.120 ; 7.120 ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 8.710 ; 8.710 ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 8.653 ; 8.653 ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 6.433 ; 6.433 ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 6.461 ; 6.461 ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 6.437 ; 6.437 ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 6.433 ; 6.433 ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 6.665 ; 6.665 ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 6.662 ; 6.662 ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 6.453 ; 6.453 ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 6.618 ; 6.618 ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 6.644 ; 6.644 ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 6.672 ; 6.672 ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 6.894 ; 6.894 ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 8.846 ; 8.846 ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 6.409 ; 6.409 ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 6.667 ; 6.667 ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 6.653 ; 6.653 ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 6.872 ; 6.872 ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 6.648 ; 6.648 ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 6.645 ; 6.645 ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 6.671 ; 6.671 ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 6.422 ; 6.422 ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 6.435 ; 6.435 ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 6.644 ; 6.644 ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 6.409 ; 6.409 ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 8.333 ; 8.333 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422 ; 5.422 ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 4.452 ; 4.452 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 4.715 ; 4.715 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 4.690 ; 4.690 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 4.703 ; 4.703 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 4.545 ; 4.545 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 4.699 ; 4.699 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 4.453 ; 4.453 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 4.452 ; 4.452 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 5.697 ; 5.697 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 6.233 ; 6.233 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 6.137 ; 6.137 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 6.237 ; 6.237 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 5.697 ; 5.697 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 6.448 ; 6.448 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 6.426 ; 6.426 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 6.508 ; 6.508 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 5.371 ; 5.371 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 5.489 ; 5.489 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 5.565 ; 5.565 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 5.818 ; 5.818 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 5.977 ; 5.977 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 5.599 ; 5.599 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 5.371 ; 5.371 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 5.597 ; 5.597 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 5.123 ; 5.123 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 5.318 ; 5.318 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 6.579 ; 6.579 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 6.284 ; 6.284 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 5.576 ; 5.576 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 5.342 ; 5.342 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 5.123 ; 5.123 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 6.056 ; 6.056 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 5.101 ; 5.101 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 5.401 ; 5.401 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 5.373 ; 5.373 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 5.101 ; 5.101 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 5.359 ; 5.359 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 5.369 ; 5.369 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 5.401 ; 5.401 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 5.388 ; 5.388 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 5.353 ; 5.353 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 5.557 ; 5.557 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 5.535 ; 5.535 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 5.831 ; 5.831 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 5.353 ; 5.353 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 5.591 ; 5.591 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 5.838 ; 5.838 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 6.231 ; 6.231 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 5.928 ; 5.928 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 5.928 ; 5.928 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 6.718 ; 6.718 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 6.201 ; 6.201 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 7.139 ; 7.139 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 7.382 ; 7.382 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 7.321 ; 7.321 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 7.144 ; 7.144 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 6.513 ; 6.513 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 6.615 ; 6.615 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 6.620 ; 6.620 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 6.802 ; 6.802 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 7.655 ; 7.655 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 7.641 ; 7.641 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 6.513 ; 6.513 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 7.737 ; 7.737 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 4.694 ; 4.694 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 5.308 ; 5.308 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 5.233 ; 5.233 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 6.189 ; 6.189 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 5.100 ; 5.100 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 5.992 ; 5.992 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 4.694 ; 4.694 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 4.702 ; 4.702 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 5.229 ; 5.229 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 3.961 ; 3.961 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 6.218 ; 6.218 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 5.369 ; 5.369 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 6.223 ; 6.223 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 4.781 ; 4.781 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 5.021 ; 5.021 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 5.172 ; 5.172 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 4.682 ; 4.682 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 5.689 ; 5.689 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 4.020 ; 4.020 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 4.188 ; 4.188 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 4.239 ; 4.239 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 4.236 ; 4.236 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 3.961 ; 3.961 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 4.045 ; 4.045 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 4.300 ; 4.300 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 4.552 ; 4.552 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 6.430 ; 6.430 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 6.734 ; 6.734 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 6.487 ; 6.487 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 6.430 ; 6.430 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 6.734 ; 6.734 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 6.677 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 6.677 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 6.707 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 6.707 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 7.007 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 7.038 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 7.038 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 7.048 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 7.048 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 7.023 ;      ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 7.868 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 7.888 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 7.888 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 7.858 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 7.864 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 7.925 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 7.925 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 7.901 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 7.881 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 7.871 ;      ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 7.441 ;      ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 8.124 ;      ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 6.909 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 6.919 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 6.671 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 6.629 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.935 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 6.935 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 6.925 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 7.118 ;      ; Rise       ; OSC_50          ;
+---------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 6.677 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 6.677 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 6.707 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 6.707 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 6.991 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 7.007 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 7.037 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 7.038 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 7.038 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 7.048 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 7.048 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 7.023 ;      ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 7.868 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 7.888 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 7.888 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 7.858 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 7.854 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 7.864 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 7.925 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 7.925 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 7.885 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 7.901 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 7.881 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 7.871 ;      ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 7.131 ;      ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 7.374 ;      ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 6.909 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 6.919 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 6.671 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 6.423 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 6.629 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 6.691 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.935 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 6.935 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 6.925 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 7.118 ;      ; Rise       ; OSC_50          ;
+---------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 6.677     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 6.677     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 6.707     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 6.707     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 7.007     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 7.038     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 7.038     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 7.048     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 7.048     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 7.023     ;           ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 7.868     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 7.888     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 7.888     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 7.858     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 7.864     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 7.925     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 7.925     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 7.901     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 7.881     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 7.871     ;           ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 7.441     ;           ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 8.124     ;           ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 6.909     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 6.919     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 6.671     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 6.629     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.935     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 6.935     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 6.925     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 7.118     ;           ; Rise       ; OSC_50          ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 6.677     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 6.677     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 6.707     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 6.707     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 6.991     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 7.007     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 7.037     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 7.038     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 7.038     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 7.048     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 7.048     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 7.023     ;           ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 7.868     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 7.888     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 7.888     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 7.858     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 7.854     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 7.864     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 7.925     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 7.925     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 7.885     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 7.901     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 7.881     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 7.871     ;           ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 7.131     ;           ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 7.374     ;           ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 6.909     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 6.919     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 6.671     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 6.423     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 6.629     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 6.691     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.935     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 6.935     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 6.925     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 7.118     ;           ; Rise       ; OSC_50          ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------+
; Fast Model Setup Summary                                                ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 5.141  ; 0.000         ;
; OSC_50                                         ; 8.503  ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 17.346 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Hold Summary                                                 ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; OSC_50                                         ; -0.124 ; -0.420        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.215  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Recovery Summary                                             ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 7.983  ; 0.000         ;
; OSC_50                                         ; 15.740 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Removal Summary                                             ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 1.214 ; 0.000         ;
; OSC_50                                         ; 2.052 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 2.223  ; 0.000         ;
; OSC_50                                         ; 7.500  ; 0.000         ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 17.500 ; 0.000         ;
; altera_reserved_tck                            ; 97.778 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.141 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u122|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.083     ; 4.808      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.158 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.787      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.161 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u106|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.087     ; 4.784      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_we_reg        ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg0  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg1  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg2  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg3  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg4  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg5  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg6  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg7  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg8  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg9  ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg10 ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.166 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg11 ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.111     ; 4.755      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_we_reg        ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg0  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg1  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg2  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg3  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg4  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg5  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg6  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg7  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg8  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg9  ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg10 ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.191 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg11 ; in_port:u128|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.781      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_we_reg        ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg0  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg1  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg2  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg3  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg4  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg5  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg6  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg7  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg8  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg9  ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg10 ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.193 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a30~porta_address_reg11 ; in_port:u129|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.100     ; 4.739      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_we_reg        ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg0  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg1  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg2  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg3  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg4  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg5  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg6  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg7  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg8  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg9  ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg10 ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.200 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a51~porta_address_reg11 ; in_port:u85|bus_drive    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.096     ; 4.736      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_we_reg        ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a3~porta_we_reg         ; register:u14|data_out[3] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.094     ; 4.731      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg0  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg1  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg2  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg3  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg4  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg5  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
; 5.207 ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a22~porta_address_reg6  ; in_port:u101|bus_drive   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.060     ; 4.765      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.503 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[3]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 3.062      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.516 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_LB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.028      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.532 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[14] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.032      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.541 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_UB_N     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.512      ; 3.003      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.544 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[15] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 3.020      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[7]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.962      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.603 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[11] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.961      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.610 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[4]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.955      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.626 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[5]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.939      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.643 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[17] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.921      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[6]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.647 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[8]  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.533      ; 2.918      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.654 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[13] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.910      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.658 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[12] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.906      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.661 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[16] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.903      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg4 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 8.664 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg5 ; vga:u86|SRAM_ADDR[10] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.532      ; 2.900      ;
; 9.021 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg0 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.540      ; 2.551      ;
; 9.021 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg1 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.540      ; 2.551      ;
; 9.021 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg2 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.540      ; 2.551      ;
; 9.021 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|dpram_n641:FIFOram|altsyncram_k6n1:altsyncram2|ram_block3a0~portb_address_reg3 ; vga:u86|sram_color[0] ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 10.000       ; 1.540      ; 2.551      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 17.346 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_response                                                                                     ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -1.603     ; 1.083      ;
; 17.393 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_add                                                                                             ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -1.603     ; 1.036      ;
; 17.489 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_idle                                                                                         ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -1.603     ; 0.940      ;
; 17.499 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_idle                                                                                            ; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 20.000       ; -1.603     ; 0.930      ;
; 35.306 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.684      ;
; 35.306 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.684      ;
; 35.306 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.684      ;
; 35.306 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.684      ;
; 35.306 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.684      ;
; 35.402 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.588      ;
; 35.402 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.588      ;
; 35.402 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.588      ;
; 35.402 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.588      ;
; 35.402 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.588      ;
; 35.475 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.473      ;
; 35.475 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.473      ;
; 35.475 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.473      ;
; 35.475 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.473      ;
; 35.475 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[7]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.473      ;
; 35.482 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.508      ;
; 35.482 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.508      ;
; 35.482 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.508      ;
; 35.482 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.508      ;
; 35.482 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.508      ;
; 35.505 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 4.450      ;
; 35.505 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 4.450      ;
; 35.505 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 4.450      ;
; 35.505 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 4.450      ;
; 35.505 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[4]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 4.450      ;
; 35.575 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.415      ;
; 35.575 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.415      ;
; 35.575 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.415      ;
; 35.575 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.415      ;
; 35.575 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.415      ;
; 35.578 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.370      ;
; 35.578 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.370      ;
; 35.578 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.370      ;
; 35.578 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.370      ;
; 35.578 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[1]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.370      ;
; 35.598 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.392      ;
; 35.598 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.392      ;
; 35.598 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.392      ;
; 35.598 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.392      ;
; 35.598 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.392      ;
; 35.615 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.375      ;
; 35.615 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.375      ;
; 35.615 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.375      ;
; 35.615 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.375      ;
; 35.615 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.375      ;
; 35.669 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.293      ;
; 35.669 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.293      ;
; 35.669 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.293      ;
; 35.669 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.293      ;
; 35.669 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[3]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.293      ;
; 35.683 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.307      ;
; 35.683 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.307      ;
; 35.683 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.307      ;
; 35.683 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.307      ;
; 35.683 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 4.307      ;
; 35.684 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.278      ;
; 35.684 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.278      ;
; 35.684 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.278      ;
; 35.684 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.278      ;
; 35.684 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[6]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.278      ;
; 35.722 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.240      ;
; 35.722 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.240      ;
; 35.722 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.240      ;
; 35.722 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.240      ;
; 35.722 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[2]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 4.240      ;
; 35.938 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.010      ;
; 35.938 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.010      ;
; 35.938 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.010      ;
; 35.938 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.010      ;
; 35.938 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[5]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.084     ; 4.010      ;
; 36.181 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 3.774      ;
; 36.181 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 3.774      ;
; 36.181 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 3.774      ;
; 36.181 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 3.774      ;
; 36.181 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|lowercase_out[0]                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.077     ; 3.774      ;
; 36.191 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 3.799      ;
; 36.191 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 3.799      ;
; 36.191 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 3.799      ;
; 36.191 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 3.799      ;
; 36.191 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.009     ; 3.799      ;
; 36.460 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.501      ;
; 36.460 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.501      ;
; 36.460 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.501      ;
; 36.460 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.501      ;
; 36.460 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.501      ;
; 36.461 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.500      ;
; 36.461 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.500      ;
; 36.461 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.500      ;
; 36.461 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.500      ;
; 36.461 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_shift_released                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.500      ;
; 36.531 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.430      ;
; 36.531 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.430      ;
; 36.531 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.430      ;
; 36.531 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.430      ;
; 36.531 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ; ps2_keyboard:u64|state.state_check                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.071     ; 3.430      ;
; 36.554 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u64|state.state_break_check                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 40.000       ; -0.070     ; 3.408      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.124 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                                                                     ; vga:u86|state.state_response1                                                                                                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 0.000        ; 1.594      ; 1.622      ;
; -0.119 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                                                                     ; vga:u86|state.state_write1                                                                                                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 0.000        ; 1.594      ; 1.627      ;
; -0.095 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                                                                     ; vga:u86|state.state_idle1                                                                                                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 0.000        ; 1.594      ; 1.651      ;
; -0.082 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                                                                     ; vga:u86|state.state_read1                                                                                                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 0.000        ; 1.594      ; 1.664      ;
; 0.003  ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                                                                     ; vga:u86|state.state_camera1                                                                                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50      ; 0.000        ; 1.594      ; 1.749      ;
; 0.215  ; reset_toggle:u2|reset_n                                                                                                                                                                                                      ; reset_toggle:u2|reset_n                                                                                                                                                                                                      ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|inverse                                                                                                                                                                                                             ; fft:u120|inverse                                                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait_read                                                                                                                                                                                               ; fft:u120|state.state_wait_read                                                                                                                                                                                               ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; vga:u86|vga_response                                                                                                                                                                                                         ; vga:u86|vga_response                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram:u69|sdram_response                                                                                                                                                                                                     ; sdram:u69|sdram_response                                                                                                                                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait3                                                                                                                                                                                                   ; fft:u120|state.state_wait3                                                                                                                                                                                                   ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|sd_response                                                                                                                                                                                                          ; sd:u104|sd_response                                                                                                                                                                                                          ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|state.state_response                                                                                                                                                                                        ; serial_send:u116|state.state_response                                                                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram:u69|initialized                                                                                                                                                                                                        ; sdram:u69|initialized                                                                                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_full                                                                            ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_full                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                       ; serial_receive:u112|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_gj61:auto_generated|a_dpfifo_3b61:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; vga:u86|cpu_address_x[0]                                                                                                                                                                                                     ; vga:u86|cpu_address_x[0]                                                                                                                                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usbmouse:u96|out_port:u44|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u44|port_pins[0]                                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|cpu_state.cpu_state_response                                                                                                                                                                             ; serial_receive:u112|cpu_state.cpu_state_response                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|cpu_state.cpu_state_last_ack                                                                                                                                                                                        ; fft:u120|cpu_state.cpu_state_last_ack                                                                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_RELEASE                                                                                                                                                   ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_RELEASE                                                                                                                                                   ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_read_buffer2                                                                                                                                                                                             ; sd:u104|state.state_read_buffer2                                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|force_reset                                                                                                                                                                                                         ; fft:u120|force_reset                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait_sink2                                                                                                                                                                                              ; fft:u120|state.state_wait_sink2                                                                                                                                                                                              ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|cpu_state.cpu_state_flush                                                                                                                                                                                           ; fft:u120|cpu_state.cpu_state_flush                                                                                                                                                                                           ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait_cpu_read                                                                                                                                                                                           ; fft:u120|state.state_wait_cpu_read                                                                                                                                                                                           ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_idle                                                                                                                                                                                                     ; sd:u104|state.state_idle                                                                                                                                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_response                                                                                                                                                                                                 ; sd:u104|state.state_response                                                                                                                                                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usbmouse:u96|out_port:u42|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u42|port_pins[0]                                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|cpu_state.cpu_state_read_valid                                                                                                                                                                                      ; fft:u120|cpu_state.cpu_state_read_valid                                                                                                                                                                                      ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|receive_state.receive_state_delay1                                                                                                                                                                       ; serial_receive:u112|receive_state.receive_state_delay1                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|first_sample                                                                                                                                                                                                        ; fft:u120|first_sample                                                                                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|have_data                                                                                                                                                                                                           ; fft:u120|have_data                                                                                                                                                                                                           ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usbmouse:u96|out_port:u43|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u43|port_pins[0]                                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|cpu_state.cpu_state_delay_ack                                                                                                                                                                                       ; fft:u120|cpu_state.cpu_state_delay_ack                                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|state.state_delay                                                                                                                                                                                           ; serial_send:u116|state.state_delay                                                                                                                                                                                           ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|count[3]                                                                                                                                                                                                    ; serial_send:u116|count[3]                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|count[2]                                                                                                                                                                                                    ; serial_send:u116|count[2]                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|count[1]                                                                                                                                                                                                    ; serial_send:u116|count[1]                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|count[0]                                                                                                                                                                                                    ; serial_send:u116|count[0]                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|receive_state.receive_state_delay                                                                                                                                                                        ; serial_receive:u112|receive_state.receive_state_delay                                                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait4                                                                                                                                                                                                   ; fft:u120|state.state_wait4                                                                                                                                                                                                   ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_dirn                                                                                                                                   ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_dirn                                                                                                                                   ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_data_end_out                                                                                                                                                                                                    ; fft:u120|fft_data_end_out                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                            ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usbmouse:u96|out_port:u39|port_pins[0]                                                                                                                                                                                       ; usbmouse:u96|out_port:u39|port_pins[0]                                                                                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c_config:u77|i2c_audio_done                                                                                                                                                                                                ; i2c_config:u77|i2c_audio_done                                                                                                                                                                                                ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_read_sdcard8                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard8                                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_write_buffer2                                                                                                                                                                                            ; sd:u104|state.state_write_buffer2                                                                                                                                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                  ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|state.state_wait1                                                                                                                                                                                                   ; fft:u120|state.state_wait1                                                                                                                                                                                                   ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_send:u116|state.state_idle                                                                                                                                                                                            ; serial_send:u116|state.state_idle                                                                                                                                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; vga:u86|write_active                                                                                                                                                                                                         ; vga:u86|write_active                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|count[2]                                                                                                                                                                                                 ; serial_receive:u112|count[2]                                                                                                                                                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|count[1]                                                                                                                                                                                                 ; serial_receive:u112|count[1]                                                                                                                                                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|count[0]                                                                                                                                                                                                 ; serial_receive:u112|count[0]                                                                                                                                                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_receive:u112|timer[0]                                                                                                                                                                                                 ; serial_receive:u112|timer[0]                                                                                                                                                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_init2                                                                                                                                                                                                    ; sd:u104|state.state_init2                                                                                                                                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_write_sdcard8                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard8                                                                                                                                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                     ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                     ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                            ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_write_sdcard5                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard5                                                                                                                                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_read_sdcard5                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard5                                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_read_sdcard2                                                                                                                                                                                             ; sd:u104|state.state_read_sdcard2                                                                                                                                                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|state.state_write_sdcard2                                                                                                                                                                                            ; sd:u104|state.state_write_sdcard2                                                                                                                                                                                            ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                              ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                              ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                          ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                          ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                       ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.START_LPP                                                                                                                       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|fft_s2_cur.START_LPP                                                                                                                       ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_start                                                                 ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_start                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                      ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                      ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                             ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clocks:u1|clock_8_1k                                                                                                                                                                                                         ; clocks:u1|clock_8_1k                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                             ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                             ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                    ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                 ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                 ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                          ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                          ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                               ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                               ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                              ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                              ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|buffer_dirty                                                                                                                                                                                                         ; sd:u104|buffer_dirty                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|buffer_valid                                                                                                                                                                                                         ; sd:u104|buffer_valid                                                                                                                                                                                                         ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|data_count_sig[2]                                                                                                                          ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|data_count_sig[2]                                                                                                                          ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                                                               ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                                                               ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                        ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                        ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                    ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                    ; OSC_50                                         ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.215 ; out_port:u59|port_pins[0]                                                                                                                ; out_port:u59|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|cpu_state.cpu_state_ack                                                                                                      ; camera:u131|cpu_state.cpu_state_ack                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|cpu_state.cpu_state_start                                                                                                    ; camera:u131|cpu_state.cpu_state_start                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u125|port_pins[0]                                                                                                               ; out_port:u125|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:u86|camera_to_vga_ack                                                                                                                ; vga:u86|camera_to_vga_ack                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|halfdone                                                                                                                     ; camera:u131|halfdone                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u117|port_pins[0]                                                                                                               ; out_port:u117|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|state.state_wait_frame_begin                                                                                                 ; camera:u131|state.state_wait_frame_begin                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|camera_abs_y_pos[0]                                                                                                          ; camera:u131|camera_abs_y_pos[0]                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u132|port_pins[0]                                                                                                               ; out_port:u132|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|state.state_idle                                                                                                             ; camera:u131|state.state_idle                                                                                                             ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|which_version                                                                                                                ; camera:u131|which_version                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u79|port_pins[0]                                                                                                                ; out_port:u79|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u65|port_pins[0]                                                                                                                ; out_port:u65|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u113|port_pins[0]                                                                                                               ; out_port:u113|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u126|port_pins[0]                                                                                                               ; out_port:u126|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|state.state_frame_record5                                                                                                    ; camera:u131|state.state_frame_record5                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u89|port_pins[0]                                                                                                                ; out_port:u89|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u121|port_pins[0]                                                                                                               ; out_port:u121|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u87|port_pins[0]                                                                                                                ; out_port:u87|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u83|port_pins[0]                                                                                                                ; out_port:u83|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u70|port_pins[0]                                                                                                                ; out_port:u70|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u127|port_pins[0]                                                                                                               ; out_port:u127|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|camera_y_pos[0]                                                                                                              ; camera:u131|camera_y_pos[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u137|port_pins[0]                                                                                                               ; out_port:u137|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|data_valid                                                                                                                   ; camera:u131|data_valid                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u105|port_pins[0]                                                                                                               ; out_port:u105|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u107|port_pins[0]                                                                                                               ; out_port:u107|port_pins[0]                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|byte_counter[0]                                                                                                              ; camera:u131|byte_counter[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|byte_counter[1]                                                                                                              ; camera:u131|byte_counter[1]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; camera:u131|camera_x_pos[0]                                                                                                              ; camera:u131|camera_x_pos[0]                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u72|port_pins[0]                                                                                                                ; out_port:u72|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u97|port_pins[0]                                                                                                                ; out_port:u97|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; out_port:u62|port_pins[0]                                                                                                                ; out_port:u62|port_pins[0]                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; in_port:u57|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u57|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; in_port:u130|synchronizer16:u1|sync_reg_out[2]                                                                                           ; in_port:u130|synchronizer16:u1|out[2]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; in_port:u68|synchronizer16:u1|sync_reg_out[5]                                                                                            ; in_port:u68|synchronizer16:u1|out[5]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; out_port:u134|synchronizer16:u2|sync_reg_out[4]                                                                                          ; out_port:u134|synchronizer16:u2|out[4]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; out_port:u44|synchronizer16:u2|sync_reg_out[9]                                                                                           ; out_port:u44|synchronizer16:u2|out[9]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; out_port:u50|synchronizer16:u2|sync_reg_out[2]                                                                                           ; out_port:u50|synchronizer16:u2|out[2]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; synchronizer:u4|sync_reg_out                                                                                                             ; synchronizer:u3|out                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; in_port:u115|synchronizer16:u1|sync_reg_out[3]                                                                                           ; in_port:u115|synchronizer16:u1|out[3]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; in_port:u99|synchronizer16:u1|sync_reg_out[8]                                                                                            ; in_port:u99|synchronizer16:u1|out[8]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u134|synchronizer16:u2|sync_reg_out[8]                                                                                          ; out_port:u134|synchronizer16:u2|out[8]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u44|synchronizer16:u2|sync_reg_out[0]                                                                                           ; out_port:u44|synchronizer16:u2|out[0]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u45|synchronizer16:u2|sync_reg_out[5]                                                                                           ; out_port:u45|synchronizer16:u2|out[5]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u45|synchronizer16:u2|sync_reg_out[6]                                                                                           ; out_port:u45|synchronizer16:u2|out[6]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u50|synchronizer16:u2|sync_reg_out[11]                                                                                          ; out_port:u50|synchronizer16:u2|out[11]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u55|synchronizer16:u2|sync_reg_out[1]                                                                                           ; out_port:u55|synchronizer16:u2|out[1]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_port:u55|synchronizer16:u2|sync_reg_out[10]                                                                                          ; out_port:u55|synchronizer16:u2|out[10]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; in_port:u99|synchronizer16:u1|sync_reg_out[7]                                                                                            ; in_port:u99|synchronizer16:u1|out[7]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; in_port:u98|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u98|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; in_port:u76|synchronizer16:u1|sync_reg_out[9]                                                                                            ; in_port:u76|synchronizer16:u1|out[9]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; camera:u131|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_pg61:auto_generated|a_dpfifo_c861:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u134|synchronizer16:u2|sync_reg_out[1]                                                                                          ; out_port:u134|synchronizer16:u2|out[1]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u134|synchronizer16:u2|sync_reg_out[3]                                                                                          ; out_port:u134|synchronizer16:u2|out[3]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u44|synchronizer16:u2|sync_reg_out[11]                                                                                          ; out_port:u44|synchronizer16:u2|out[11]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u44|synchronizer16:u2|sync_reg_out[14]                                                                                          ; out_port:u44|synchronizer16:u2|out[14]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u45|synchronizer16:u2|sync_reg_out[0]                                                                                           ; out_port:u45|synchronizer16:u2|out[0]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u45|synchronizer16:u2|sync_reg_out[1]                                                                                           ; out_port:u45|synchronizer16:u2|out[1]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u45|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u45|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_port:u50|synchronizer16:u2|sync_reg_out[12]                                                                                          ; out_port:u50|synchronizer16:u2|out[12]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; in_port:u111|synchronizer16:u1|sync_reg_out[8]                                                                                           ; in_port:u111|synchronizer16:u1|out[8]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; in_port:u85|synchronizer16:u1|sync_reg_out[6]                                                                                            ; in_port:u85|synchronizer16:u1|out[6]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u132|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u132|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; camera:u131|which_version                                                                                                                ; camera:u131|clock_meta                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u135|synchronizer16:u2|sync_reg_out[3]                                                                                          ; out_port:u135|synchronizer16:u2|out[3]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u135|synchronizer16:u2|sync_reg_out[4]                                                                                          ; out_port:u135|synchronizer16:u2|out[4]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u135|synchronizer16:u2|sync_reg_out[5]                                                                                          ; out_port:u135|synchronizer16:u2|out[5]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u135|synchronizer16:u2|sync_reg_out[6]                                                                                          ; out_port:u135|synchronizer16:u2|out[6]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u135|synchronizer16:u2|sync_reg_out[8]                                                                                          ; out_port:u135|synchronizer16:u2|out[8]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u134|synchronizer16:u2|sync_reg_out[5]                                                                                          ; out_port:u134|synchronizer16:u2|out[5]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u44|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u44|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u44|synchronizer16:u2|sync_reg_out[5]                                                                                           ; out_port:u44|synchronizer16:u2|out[5]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u44|synchronizer16:u2|sync_reg_out[10]                                                                                          ; out_port:u44|synchronizer16:u2|out[10]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u45|synchronizer16:u2|sync_reg_out[7]                                                                                           ; out_port:u45|synchronizer16:u2|out[7]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u55|synchronizer16:u2|sync_reg_out[4]                                                                                           ; out_port:u55|synchronizer16:u2|out[4]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_port:u55|synchronizer16:u2|sync_reg_out[12]                                                                                          ; out_port:u55|synchronizer16:u2|out[12]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; in_port:u129|synchronizer16:u1|sync_reg_out[15]                                                                                          ; in_port:u129|synchronizer16:u1|out[15]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; control:u138|state.state_div7                                                                                                            ; control:u138|state.state_div8                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; camera:u131|camera_abs_y_pos[8]                                                                                                          ; camera:u131|camera_abs_y_pos[8]                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; out_port:u135|synchronizer16:u2|sync_reg_out[7]                                                                                          ; out_port:u135|synchronizer16:u2|out[7]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; out_port:u134|synchronizer16:u2|sync_reg_out[2]                                                                                          ; out_port:u134|synchronizer16:u2|out[2]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; out_port:u55|synchronizer16:u2|sync_reg_out[15]                                                                                          ; out_port:u55|synchronizer16:u2|out[15]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; control:u138|state.state_not2                                                                                                            ; control:u138|state.state_not3                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; in_port:u99|synchronizer16:u1|sync_reg_out[3]                                                                                            ; in_port:u99|synchronizer16:u1|out[3]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; in_port:u76|synchronizer16:u1|sync_reg_out[13]                                                                                           ; in_port:u76|synchronizer16:u1|out[13]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; camera:u131|cpu_state.cpu_state_reset                                                                                                    ; camera:u131|cpu_state.cpu_state_idle                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; out_port:u135|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u135|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; timer:u56|timer_out[14]                                                                                                                  ; timer:u56|timer_out[14]                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; in_port:u85|synchronizer16:u1|sync_reg_out[5]                                                                                            ; in_port:u85|synchronizer16:u1|out[5]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; in_port:u85|synchronizer16:u1|sync_reg_out[1]                                                                                            ; in_port:u85|synchronizer16:u1|out[1]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; in_port:u99|synchronizer16:u1|sync_reg_out[11]                                                                                           ; in_port:u99|synchronizer16:u1|out[11]                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; out_port:u134|synchronizer16:u2|sync_reg_out[0]                                                                                          ; out_port:u134|synchronizer16:u2|out[0]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; out_port:u134|synchronizer16:u2|sync_reg_out[7]                                                                                          ; out_port:u134|synchronizer16:u2|out[7]                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; in_port:u76|synchronizer16:u1|sync_reg_out[0]                                                                                            ; in_port:u76|synchronizer16:u1|out[0]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; in_port:u85|synchronizer16:u1|sync_reg_out[4]                                                                                            ; in_port:u85|synchronizer16:u1|out[4]                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.215 ; clocks:u1|clock_slow[0]                                                                                                                                   ; clocks:u1|clock_slow[0]                                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|state.state_response                                                                                                                     ; ps2_keyboard:u64|state.state_response                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|clock_8_1k_sync_last                                                                                                                       ; microphone:u82|clock_8_1k_sync_last                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|full_dff                         ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|full_dff                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[0]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[0]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|rd_ptr_lsb                       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|rd_ptr_lsb                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[1]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[1]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[2]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[2]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[3]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[3]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[4]                  ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|low_addressa[4]                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                        ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; speaker:u78|AUD_XCK                                                                                                                                       ; speaker:u78|AUD_XCK                                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|sample_avail                                                                                                                               ; microphone:u82|sample_avail                                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; speaker:u78|current_sample_played                                                                                                                         ; speaker:u78|current_sample_played                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ps2_keyboard:u64|state.state_extended_waitnext                                                                                                            ; ps2_keyboard:u64|state.state_extended_waitnext                                                                                                            ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|count[0]                                                                                                                                   ; microphone:u82|count[0]                                                                                                                                   ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; microphone:u82|AUD_ADCLRCK                                                                                                                                ; microphone:u82|AUD_ADCLRCK                                                                                                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; out_port:u79|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u79|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; out_port:u81|synchronizer16:u2|sync_reg_out[2]                                                                                                            ; out_port:u81|synchronizer16:u2|out[2]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; speaker:u78|shift_reg[4]                                                                                                                                  ; speaker:u78|shift_reg[5]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; out_port:u83|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u83|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; out_port:u81|synchronizer16:u2|sync_reg_out[4]                                                                                                            ; out_port:u81|synchronizer16:u2|out[4]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; ps2_keyboard:u64|lowercase_out[0]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[0]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; speaker:u78|shift_reg[22]                                                                                                                                 ; speaker:u78|shift_reg[23]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; ps2_keyboard:u64|state.state_response                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_o57:usedw_counter|safe_q[4] ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_o57:usedw_counter|safe_q[4] ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; synchronizer:u6|sync_reg_out                                                                                                                              ; synchronizer:u6|out                                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ps2_keyboard:u64|lowercase_out[4]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[4]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; microphone:u82|shift_reg[15]                                                                                                                              ; microphone:u82|shift_reg[16]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; microphone:u82|shift_reg[22]                                                                                                                              ; microphone:u82|shift_reg[23]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; clocks:u1|clock_slow[19]                                                                                                                                  ; clocks:u1|clock_slow[19]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ps2_keyboard:u64|state.state_response                                                                                                                     ; ps2_keyboard:u64|ps2_response_sync                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_c5b:wr_ptr|safe_q[4]        ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|cntr_c5b:wr_ptr|safe_q[4]        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ps2_keyboard:u64|lowercase_out[1]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[1]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data5                                                                                              ; ps2_keyboard:u64|ps2_serial:u3|state.state_data5                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; out_port:u81|synchronizer16:u2|sync_reg_out[14]                                                                                                           ; out_port:u81|synchronizer16:u2|out[14]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; out_port:u81|synchronizer16:u2|sync_reg_out[6]                                                                                                            ; out_port:u81|synchronizer16:u2|out[6]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; microphone:u82|microphone_response                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; microphone:u82|shift_reg[21]                                                                                                                              ; microphone:u82|microphone_sample[13]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; microphone:u82|shift_reg[23]                                                                                                                              ; microphone:u82|microphone_sample[15]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; out_port:u81|synchronizer16:u2|sync_reg_out[11]                                                                                                           ; out_port:u81|synchronizer16:u2|out[11]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; speaker:u78|shift_reg[8]                                                                                                                                  ; speaker:u78|shift_reg[9]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; out_port:u81|synchronizer16:u2|sync_reg_out[3]                                                                                                            ; out_port:u81|synchronizer16:u2|out[3]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; out_port:u81|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u81|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; speaker:u78|shift_reg[1]                                                                                                                                  ; speaker:u78|shift_reg[2]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; speaker:u78|shift_reg[23]                                                                                                                                 ; speaker:u78|shift_reg[0]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; ps2_keyboard:u64|state.state_break_check                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; speaker:u78|shift_reg[13]                                                                                                                                 ; speaker:u78|shift_reg[14]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; speaker:u78|current_sample[3]                                                                                                                             ; speaker:u78|shift_reg[11]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; speaker:u78|shift_reg[2]                                                                                                                                  ; speaker:u78|shift_reg[3]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; microphone:u82|shift_reg[22]                                                                                                                              ; microphone:u82|microphone_sample[14]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; speaker:u78|shift_reg[18]                                                                                                                                 ; speaker:u78|shift_reg[19]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; out_port:u81|synchronizer16:u2|sync_reg_out[12]                                                                                                           ; out_port:u81|synchronizer16:u2|out[12]                                                                                                                    ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_parity                                                                                             ; ps2_keyboard:u64|ps2_serial:u3|state.state_parity                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; speaker:u78|current_sample[8]                                                                                                                             ; speaker:u78|shift_reg[16]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; speaker:u78|shift_reg[9]                                                                                                                                  ; speaker:u78|shift_reg[10]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; speaker:u78|shift_reg[7]                                                                                                                                  ; speaker:u78|shift_reg[8]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; speaker:u78|shift_reg[5]                                                                                                                                  ; speaker:u78|shift_reg[6]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; speaker:u78|shift_reg[3]                                                                                                                                  ; speaker:u78|shift_reg[4]                                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                   ; microphone:u82|cpu_state.cpu_state_response                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; microphone:u82|shift_reg[18]                                                                                                                              ; microphone:u82|microphone_sample[10]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; ps2_keyboard:u64|state.state_break                                                                                                                        ; ps2_keyboard:u64|state.state_break_waitnext                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; microphone:u82|shift_reg[19]                                                                                                                              ; microphone:u82|shift_reg[20]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; microphone:u82|shift_reg[17]                                                                                                                              ; microphone:u82|shift_reg[18]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; microphone:u82|shift_reg[18]                                                                                                                              ; microphone:u82|shift_reg[19]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; microphone:u82|shift_reg[21]                                                                                                                              ; microphone:u82|shift_reg[22]                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; speaker:u78|cpu_state.cpu_state_add                                                                                                                       ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                  ; speaker:u78|speaker_response                                                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; microphone:u82|mic_state.mic_state_receive1                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; out_port:u65|synchronizer16:u2|out[0]                                                                                                                     ; ps2_keyboard:u64|state.state_valid                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; microphone:u82|mic_state.mic_state_samplesave                                                                                                             ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; microphone:u82|shift_reg[19]                                                                                                                              ; microphone:u82|microphone_sample[11]                                                                                                                      ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; microphone:u82|mic_state.mic_state_receive1                                                                                                               ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; ps2_keyboard:u64|ps2_serial:u3|state.state_start                                                                                                          ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_start                                                                                              ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; out_port:u65|synchronizer16:u2|sync_reg_out[0]                                                                                                            ; out_port:u65|synchronizer16:u2|out[0]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; ps2_keyboard:u64|state.state_shift_pressed                                                                                                                ; ps2_keyboard:u64|shift_actual_out                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; ps2_keyboard:u64|ps2_serial:u3|state.state_clockhigh                                                                                                      ; ps2_keyboard:u64|ps2_serial:u3|state.state_clocklow                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.271 ; microphone:u82|cpu_state.cpu_state_reset                                                                                                                  ; ps2_keyboard:u64|state.state_idle                                                                                                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.423      ;
; 0.290 ; speaker:u78|current_sample[11]                                                                                                                            ; speaker:u78|shift_reg[19]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; speaker:u78|current_sample[9]                                                                                                                             ; speaker:u78|shift_reg[17]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; speaker:u78|shift_reg[17]                                                                                                                                 ; speaker:u78|shift_reg[18]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.444      ;
; 0.297 ; speaker:u78|AUD_XCK                                                                                                                                       ; microphone:u82|mic_state.mic_state_receive0                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.449      ;
; 0.302 ; speaker:u78|synchronizer:u1|out                                                                                                                           ; microphone:u82|mic_state.mic_state_receive1                                                                                                               ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.454      ;
; 0.303 ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_idle                                                                                         ; ps2_keyboard:u64|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.455      ;
; 0.305 ; ps2_keyboard:u64|lowercase_out[7]                                                                                                                         ; ps2_keyboard:u64|ps2_ascii_sync[7]                                                                                                                        ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.002      ; 0.459      ;
; 0.306 ; speaker:u78|shift_reg[19]                                                                                                                                 ; speaker:u78|shift_reg[20]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.016      ; 0.474      ;
; 0.309 ; speaker:u78|current_sample[13]                                                                                                                            ; speaker:u78|shift_reg[21]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.016      ; 0.477      ;
; 0.312 ; microphone:u82|shift_reg[9]                                                                                                                               ; microphone:u82|microphone_sample[1]                                                                                                                       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.464      ;
; 0.312 ; speaker:u78|shift_reg[14]                                                                                                                                 ; speaker:u78|shift_reg[15]                                                                                                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; -0.002     ; 0.462      ;
; 0.313 ; ps2_keyboard:u64|ps2_serial:u3|next_active_state.state_data0                                                                                              ; ps2_keyboard:u64|ps2_serial:u3|state.state_data0                                                                                                          ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.465      ;
; 0.313 ; out_port:u81|synchronizer16:u2|sync_reg_out[1]                                                                                                            ; out_port:u81|synchronizer16:u2|out[1]                                                                                                                     ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; -0.001     ; 0.464      ;
; 0.314 ; microphone:u82|synchronizer:u1|sync_reg_out                                                                                                               ; speaker:u78|synchronizer:u1|out                                                                                                                           ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000        ; 0.001      ; 0.467      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.983 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.020      ;
; 7.983 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.020      ;
; 7.983 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.020      ;
; 7.983 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAB_REGOUT9 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.020      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.988 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.019      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT7                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.990 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 2.013      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT8                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT4                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT3                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT2                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT1                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 7.995 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.032      ; 2.012      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.062 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; 0.028      ; 1.941      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.155 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.011     ; 1.866      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.195 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.767      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
; 8.202 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 10.000       ; -0.013     ; 1.760      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_50'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[10]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[2]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[5]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[4]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[1]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[7]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.045     ; 4.247      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[0]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[3]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[10]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[10]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.035     ; 4.257      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.040     ; 4.252      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.040     ; 4.252      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int                                                         ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[21]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[12]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[11]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[9]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[2]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[2]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[6]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[8]                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[26]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|first_data                                                             ; OSC_50       ; OSC_50      ; 20.000       ; -0.040     ; 4.252      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[20]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[19]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[13]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[14]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[5]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[5]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[4]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[4]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[1]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[1]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[7]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 4.246      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[7]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.045     ; 4.247      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[0]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[0]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 4.262      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[3]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[3]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 4.262      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[22]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.045     ; 4.247      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[23]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[17]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[18]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[16]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[15]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[21]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[21]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[12]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[12]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[11]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[11]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[9]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[9]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[6]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[6]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[8]                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[8]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[27]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[28]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[26]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[26]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[37]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[25]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 4.268      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[24]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|source_stall_d                                                                                                                             ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|stall_reg                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.040     ; 4.252      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_stall_reg                                              ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[20]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[20]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[19]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 4.258      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[19]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.034     ; 4.258      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[13]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[13]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[14]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[14]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_kgk1:auto_generated|dffe_af ; OSC_50       ; OSC_50      ; 20.000       ; -0.030     ; 4.262      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_eop_s                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 4.251      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[31]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[22]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.045     ; 4.247      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[22]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.249      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[32]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[34]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[33]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.250      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[36]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[35]                                                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.029     ; 4.263      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[23]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[23]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sop                                                                                                                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|send_sop_s                                                                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.029     ; 4.263      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|sink_ready_ctrl_d                                                                                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|sink_stall_reg                                                ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 4.261      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[1]                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 4.251      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[0]                                        ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 4.251      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.run1                                                      ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 4.251      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[17]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[17]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 4.267      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int[18]                                                           ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 4.259      ;
; 15.740 ; synchronizer:u5|out ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|data_int1[18]                                                          ; OSC_50       ; OSC_50      ; 20.000       ; -0.032     ; 4.260      ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                 ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[6]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[5]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[4]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[3]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[1]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.214 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[2]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 1.345      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.217 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.027     ; 1.342      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[6]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[5]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[4]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[3]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[2]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[1]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.358 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[0]                                                 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.033     ; 1.477      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[13]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.433 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 1.567      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.465 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.470 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.533      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT12               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT22               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT20               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT21               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT19               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT18               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT17               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT11               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT10               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT9                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT8                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT7                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT6                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT5                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.537 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.025      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
; 1.542 ; synchronizer:u3|out ; camera:u131|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23               ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000        ; 0.020      ; 1.605      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_50'                                                                                                                                                                                                                                                        ;
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|auxiliary_status_reg[3]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[28]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[22]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[19]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[19]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[19]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[118]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[86]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[118]                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[54]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[54]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[22]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[86]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[22]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[11]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.043     ; 2.161      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[110]                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.052 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[46]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.174      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[23]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_RELEASE                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; -0.016     ; 2.189      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[0]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[16]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_RECEIVE_SECOND_WORD                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.023     ; 2.182      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[7]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[2]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[18]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[19]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[3]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.027     ; 2.178      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.008      ; 2.213      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.007      ; 2.212      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[4]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[5]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[7]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                                       ; OSC_50       ; OSC_50      ; 0.000        ; -0.004     ; 2.201      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[31]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[24]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[25]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[15]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.031     ; 2.174      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.021     ; 2.184      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[20]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[4]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[1]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[8]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[9]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[26]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[31]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.027     ; 2.178      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[23]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.027     ; 2.178      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.007      ; 2.212      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 2.210      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103]         ; OSC_50       ; OSC_50      ; 0.000        ; -0.023     ; 2.182      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[29]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[5]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[21]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[12]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.031     ; 2.174      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.021     ; 2.184      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[18]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; -0.014     ; 2.191      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[114]                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.021     ; 2.184      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[6]                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.031     ; 2.174      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[0]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; -0.014     ; 2.191      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[64]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.033     ; 2.172      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[96]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.023     ; 2.182      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[17]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[10]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.032     ; 2.173      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[87]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.023     ; 2.182      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.175      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.006      ; 2.211      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[4]                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.006      ; 2.211      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[5]                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.006      ; 2.211      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                ; OSC_50       ; OSC_50      ; 0.000        ; 0.006      ; 2.211      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.005      ; 2.210      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.008      ; 2.213      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|local_reg                             ; OSC_50       ; OSC_50      ; 0.000        ; -0.007     ; 2.198      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55 ; OSC_50       ; OSC_50      ; 0.000        ; -0.005     ; 2.200      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END           ; OSC_50       ; OSC_50      ; 0.000        ; 0.006      ; 2.211      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[13]                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.031     ; 2.174      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; -0.014     ; 2.191      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[2]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[98]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.022     ; 2.183      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.024     ; 2.181      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[26]          ; OSC_50       ; OSC_50      ; 0.000        ; -0.027     ; 2.178      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[18]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.021     ; 2.184      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[82]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.021     ; 2.184      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[50]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.033     ; 2.172      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[115]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.175      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[51]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.175      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[83]                                                            ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.175      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[115]                                                           ; OSC_50       ; OSC_50      ; 0.000        ; -0.030     ; 2.175      ;
; 2.053 ; synchronizer:u5|out ; sd:u104|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[19]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; -0.014     ; 2.191      ;
+-------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk0'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_datain_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_datain_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_memory_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_memory_reg0    ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_we_reg         ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a0~porta_we_reg         ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a10~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_datain_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_memory_reg0   ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a11~porta_we_reg        ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; Rise       ; ram:u27|altsyncram:altsyncram_component|altsyncram_h6k1:auto_generated|altsyncram_pqf2:altsyncram1|ram_block3a12~porta_address_reg2  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_a[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[10]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[11]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[12]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[13]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[14]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[15]                         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[8]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|q_b[9]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; OSC_50 ; Rise       ; fft:u120|fft_core:core|asj_fft_si_de_so_b_fft_111:asj_fft_si_de_so_b_fft_111_inst|asj_fft_3tdp_rom_fft_111:twrom|asj_fft_twid_rom_tdp_fft_111:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_11b2:auto_generated|ram_block1a0~porta_datain_reg17 ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clocks:u1|pll:u1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg1                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg2                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg3                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg4                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg5                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg6                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7                                                  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_address_reg7                                                  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg1                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_datain_reg1                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_we_reg                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a0~porta_we_reg                                                        ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a1~porta_memory_reg0                                                   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_uag1:auto_generated|ram_block1a1~porta_memory_reg0                                                   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_we_reg       ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~porta_we_reg       ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a7~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_4c61:auto_generated|a_dpfifo_n361:dpfifo|altsyncram_pdb1:FIFOram|ram_block1a7~porta_memory_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg1                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg1                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg2                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg2                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg3                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg3                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg4                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg4                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg5                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg5                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg6                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg6                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg7                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; ps2_keyboard:u64|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_4j21:auto_generated|ram_block1a0~porta_address_reg7                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[0]                                                                                                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[0]                                                                                                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[10]                                                                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; Rise       ; clocks:u1|clock_slow[10]                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; 2.906 ; 2.906 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; 2.306 ; 2.306 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; 1.956 ; 1.956 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; 1.952 ; 1.952 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; 1.947 ; 1.947 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; 2.451 ; 2.451 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; 2.420 ; 2.420 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; 2.232 ; 2.232 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; 2.051 ; 2.051 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; 1.946 ; 1.946 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; 2.906 ; 2.906 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; 2.669 ; 2.669 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; 2.549 ; 2.549 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; 1.987 ; 1.987 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; 1.981 ; 1.981 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; 1.993 ; 1.993 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; 2.534 ; 2.534 ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; 2.377 ; 2.377 ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; 2.225 ; 2.225 ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; 2.225 ; 2.225 ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; 3.843 ; 3.843 ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; 1.910 ; 1.910 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; 3.565 ; 3.565 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; 3.565 ; 3.565 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; 3.525 ; 3.525 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; 3.333 ; 3.333 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; 3.509 ; 3.509 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; 3.523 ; 3.523 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; 3.343 ; 3.343 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; 3.225 ; 3.225 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; 3.423 ; 3.423 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; 3.459 ; 3.459 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; 3.412 ; 3.412 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; 3.192 ; 3.192 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; 3.326 ; 3.326 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; 3.264 ; 3.264 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; 3.146 ; 3.146 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; 3.138 ; 3.138 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; 3.300 ; 3.300 ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; 2.281 ; 2.281 ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; 1.950 ; 1.950 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; 4.299 ; 4.299 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; 6.637 ; 6.637 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; 4.676 ; 4.676 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; 4.807 ; 4.807 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; 4.905 ; 4.905 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; 4.632 ; 4.632 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; 5.248 ; 5.248 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; 5.040 ; 5.040 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; 4.936 ; 4.936 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; 6.637 ; 6.637 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; 4.182 ; 4.182 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; 4.017 ; 4.017 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; 4.129 ; 4.129 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; -1.826 ; -1.826 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; -2.186 ; -2.186 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; -1.836 ; -1.836 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; -1.832 ; -1.832 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; -1.827 ; -1.827 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; -2.331 ; -2.331 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; -2.300 ; -2.300 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; -2.112 ; -2.112 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; -1.931 ; -1.931 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; -1.826 ; -1.826 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; -2.786 ; -2.786 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; -2.549 ; -2.549 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; -2.429 ; -2.429 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; -1.867 ; -1.867 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; -1.861 ; -1.861 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; -1.873 ; -1.873 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; -2.414 ; -2.414 ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; -2.257 ; -2.257 ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; -2.105 ; -2.105 ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; -2.105 ; -2.105 ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; -1.673 ; -1.673 ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; -1.790 ; -1.790 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; -1.617 ; -1.617 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; -1.972 ; -1.972 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; -2.051 ; -2.051 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; -1.961 ; -1.961 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; -1.987 ; -1.987 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; -2.086 ; -2.086 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; -1.812 ; -1.812 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; -1.734 ; -1.734 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; -2.068 ; -2.068 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; -1.942 ; -1.942 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; -1.853 ; -1.853 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; -1.931 ; -1.931 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; -1.945 ; -1.945 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; -1.978 ; -1.978 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; -1.617 ; -1.617 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; -1.722 ; -1.722 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; -1.942 ; -1.942 ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; -2.161 ; -2.161 ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; -1.830 ; -1.830 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; -4.113 ; -4.113 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; -4.187 ; -4.187 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; -4.293 ; -4.293 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; -4.187 ; -4.187 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; -4.477 ; -4.477 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; -4.363 ; -4.363 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; -4.261 ; -4.261 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; -4.217 ; -4.217 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; -4.433 ; -4.433 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; -4.396 ; -4.396 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; -4.062 ; -4.062 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; -3.897 ; -3.897 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; -3.931 ; -3.931 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 6.483 ; 6.483 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 6.483 ; 6.483 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 6.158 ; 6.158 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 5.142 ; 5.142 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 5.209 ; 5.209 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 5.496 ; 5.496 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 5.054 ; 5.054 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 5.402 ; 5.402 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 5.489 ; 5.489 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 4.830 ; 4.830 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 5.212 ; 5.212 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 4.659 ; 4.659 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 5.227 ; 5.227 ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 5.406 ; 5.406 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 5.438 ; 5.438 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 4.227 ; 4.227 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 4.274 ; 4.274 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 4.060 ; 4.060 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 4.088 ; 4.088 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 4.274 ; 4.274 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 3.758 ; 3.758 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 3.759 ; 3.759 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 3.950 ; 3.950 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 3.918 ; 3.918 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 3.844 ; 3.844 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 3.483 ; 3.483 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 3.487 ; 3.487 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 3.493 ; 3.493 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 3.497 ; 3.497 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 3.466 ; 3.466 ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 4.567 ; 4.567 ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 4.256 ; 4.256 ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 4.864 ; 4.864 ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 5.153 ; 5.153 ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 3.671 ; 3.671 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 3.671 ; 3.671 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 3.464 ; 3.464 ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 3.468 ; 3.468 ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 4.012 ; 4.012 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 4.268 ; 4.268 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 4.244 ; 4.244 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 4.049 ; 4.049 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 4.116 ; 4.116 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 4.096 ; 4.096 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 3.978 ; 3.978 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 4.197 ; 4.197 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 4.075 ; 4.075 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 4.330 ; 4.330 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 3.980 ; 3.980 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 4.232 ; 4.232 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 4.089 ; 4.089 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 4.092 ; 4.092 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 4.273 ; 4.273 ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 3.708 ; 3.708 ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 4.154 ; 4.154 ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 4.201 ; 4.201 ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 3.843 ; 3.843 ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 3.933 ; 3.933 ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 4.011 ; 4.011 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 4.011 ; 4.011 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 4.003 ; 4.003 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 3.997 ; 3.997 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 3.921 ; 3.921 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 3.937 ; 3.937 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 3.944 ; 3.944 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 3.901 ; 3.901 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 3.888 ; 3.888 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 3.806 ; 3.806 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 3.801 ; 3.801 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 3.853 ; 3.853 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 3.788 ; 3.788 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 3.712 ; 3.712 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 3.720 ; 3.720 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 3.953 ; 3.953 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 3.953 ; 3.953 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 3.840 ; 3.840 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 3.842 ; 3.842 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 3.900 ; 3.900 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 3.675 ; 3.675 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 3.726 ; 3.726 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 3.678 ; 3.678 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 3.702 ; 3.702 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 3.820 ; 3.820 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 3.824 ; 3.824 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 3.815 ; 3.815 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 3.799 ; 3.799 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 3.811 ; 3.811 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 3.897 ; 3.897 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 3.894 ; 3.894 ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 4.043 ; 4.043 ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 4.021 ; 4.021 ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 4.033 ; 4.033 ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 5.034 ; 5.034 ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 4.002 ; 4.002 ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 3.833 ; 3.833 ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 3.880 ; 3.880 ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 3.869 ; 3.869 ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 3.942 ; 3.942 ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 3.932 ; 3.932 ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 3.914 ; 3.914 ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 4.002 ; 4.002 ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 3.995 ; 3.995 ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 4.745 ; 4.745 ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 3.891 ; 3.891 ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 3.703 ; 3.703 ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 3.694 ; 3.694 ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 3.685 ; 3.685 ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 3.789 ; 3.789 ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 3.792 ; 3.792 ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 3.700 ; 3.700 ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 3.750 ; 3.750 ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 3.774 ; 3.774 ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 3.794 ; 3.794 ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 3.891 ; 3.891 ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 4.850 ; 4.850 ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 3.876 ; 3.876 ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 3.795 ; 3.795 ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 3.876 ; 3.876 ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 3.779 ; 3.779 ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 3.800 ; 3.800 ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 3.673 ; 3.673 ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 3.684 ; 3.684 ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 3.769 ; 3.769 ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 3.664 ; 3.664 ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 4.663 ; 4.663 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 2.520 ; 2.520 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 2.520 ; 2.520 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 2.494 ; 2.494 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 2.513 ; 2.513 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 2.519 ; 2.519 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 2.500 ; 2.500 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 2.390 ; 2.390 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 2.390 ; 2.390 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 3.542 ; 3.542 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 3.486 ; 3.486 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 3.427 ; 3.427 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 3.436 ; 3.436 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 3.178 ; 3.178 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 3.514 ; 3.514 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 3.482 ; 3.482 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 3.542 ; 3.542 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 3.050 ; 3.050 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 2.833 ; 2.833 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 2.863 ; 2.863 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 2.987 ; 2.987 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 3.050 ; 3.050 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 2.906 ; 2.906 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 2.794 ; 2.794 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 2.892 ; 2.892 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 3.449 ; 3.449 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 2.759 ; 2.759 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 3.449 ; 3.449 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 3.180 ; 3.180 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 2.889 ; 2.889 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 2.851 ; 2.851 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 2.748 ; 2.748 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 3.187 ; 3.187 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 2.753 ; 2.753 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 2.747 ; 2.747 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 2.734 ; 2.734 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 2.634 ; 2.634 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 2.715 ; 2.715 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 2.734 ; 2.734 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 2.753 ; 2.753 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 2.741 ; 2.741 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 3.214 ; 3.214 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 2.918 ; 2.918 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 2.892 ; 2.892 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 3.000 ; 3.000 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 2.830 ; 2.830 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 2.923 ; 2.923 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 3.031 ; 3.031 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 3.214 ; 3.214 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 4.063 ; 4.063 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 3.329 ; 3.329 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 3.628 ; 3.628 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 3.492 ; 3.492 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 3.717 ; 3.717 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 3.841 ; 3.841 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 4.063 ; 4.063 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 4.032 ; 4.032 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 4.149 ; 4.149 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 3.588 ; 3.588 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 3.585 ; 3.585 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 3.668 ; 3.668 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 4.027 ; 4.027 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 3.971 ; 3.971 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 3.532 ; 3.532 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 4.149 ; 4.149 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 3.064 ; 3.064 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 2.669 ; 2.669 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 2.678 ; 2.678 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 3.064 ; 3.064 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 2.574 ; 2.574 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 3.006 ; 3.006 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 2.660 ; 2.660 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 3.083 ; 3.083 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 3.083 ; 3.083 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 2.713 ; 2.713 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 3.063 ; 3.063 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 2.460 ; 2.460 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 2.572 ; 2.572 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 2.662 ; 2.662 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 2.403 ; 2.403 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 2.865 ; 2.865 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 2.060 ; 2.060 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 2.127 ; 2.127 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 2.166 ; 2.166 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 2.164 ; 2.164 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 2.030 ; 2.030 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 2.080 ; 2.080 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 2.210 ; 2.210 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 2.316 ; 2.316 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 3.310 ; 3.310 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 4.915 ; 4.915 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 4.587 ; 4.587 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 4.122 ; 4.122 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 4.189 ; 4.189 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 4.371 ; 4.371 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 4.037 ; 4.037 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 4.277 ; 4.277 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 4.364 ; 4.364 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 4.319 ; 4.319 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 4.028 ; 4.028 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 4.332 ; 4.332 ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 4.516 ; 4.516 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 4.543 ; 4.543 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 4.105 ; 4.105 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 3.466 ; 3.466 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 4.060 ; 4.060 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 4.088 ; 4.088 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 4.274 ; 4.274 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 3.758 ; 3.758 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 3.759 ; 3.759 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 3.950 ; 3.950 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 3.918 ; 3.918 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 3.844 ; 3.844 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 3.483 ; 3.483 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 3.487 ; 3.487 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 3.493 ; 3.493 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 3.497 ; 3.497 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 3.466 ; 3.466 ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 4.102 ; 4.102 ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 4.109 ; 4.109 ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 4.864 ; 4.864 ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 5.089 ; 5.089 ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 3.464 ; 3.464 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 3.671 ; 3.671 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 3.464 ; 3.464 ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 3.468 ; 3.468 ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 3.978 ; 3.978 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 4.012 ; 4.012 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 4.268 ; 4.268 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 4.244 ; 4.244 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 4.049 ; 4.049 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 4.116 ; 4.116 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 4.096 ; 4.096 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 3.978 ; 3.978 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 4.197 ; 4.197 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 4.075 ; 4.075 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 4.330 ; 4.330 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 3.980 ; 3.980 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 4.232 ; 4.232 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 4.089 ; 4.089 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 4.092 ; 4.092 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 4.273 ; 4.273 ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 3.708 ; 3.708 ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 4.154 ; 4.154 ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 4.050 ; 4.050 ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 3.843 ; 3.843 ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 3.933 ; 3.933 ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 3.712 ; 3.712 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 4.011 ; 4.011 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 4.003 ; 4.003 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 3.997 ; 3.997 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 3.921 ; 3.921 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 3.937 ; 3.937 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 3.944 ; 3.944 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 3.901 ; 3.901 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 3.888 ; 3.888 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 3.806 ; 3.806 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 3.801 ; 3.801 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 3.853 ; 3.853 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 3.788 ; 3.788 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 3.712 ; 3.712 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 3.720 ; 3.720 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 3.675 ; 3.675 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 3.953 ; 3.953 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 3.840 ; 3.840 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 3.842 ; 3.842 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 3.900 ; 3.900 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 3.675 ; 3.675 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 3.726 ; 3.726 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 3.678 ; 3.678 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 3.702 ; 3.702 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 3.820 ; 3.820 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 3.824 ; 3.824 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 3.815 ; 3.815 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 3.799 ; 3.799 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 3.811 ; 3.811 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 3.897 ; 3.897 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 3.894 ; 3.894 ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 4.043 ; 4.043 ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 4.021 ; 4.021 ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 4.033 ; 4.033 ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 5.034 ; 5.034 ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 3.833 ; 3.833 ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 3.880 ; 3.880 ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 3.869 ; 3.869 ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 3.942 ; 3.942 ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 3.932 ; 3.932 ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 3.914 ; 3.914 ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 4.002 ; 4.002 ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 3.995 ; 3.995 ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 4.745 ; 4.745 ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 3.685 ; 3.685 ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 3.703 ; 3.703 ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 3.694 ; 3.694 ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 3.685 ; 3.685 ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 3.789 ; 3.789 ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 3.792 ; 3.792 ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 3.700 ; 3.700 ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 3.750 ; 3.750 ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 3.774 ; 3.774 ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 3.794 ; 3.794 ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 3.891 ; 3.891 ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 4.850 ; 4.850 ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 3.664 ; 3.664 ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 3.795 ; 3.795 ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 3.876 ; 3.876 ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 3.779 ; 3.779 ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 3.800 ; 3.800 ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 3.673 ; 3.673 ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 3.684 ; 3.684 ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 3.769 ; 3.769 ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 3.664 ; 3.664 ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 4.663 ; 4.663 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 2.257 ; 2.257 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 2.387 ; 2.387 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 2.361 ; 2.361 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 2.373 ; 2.373 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 2.336 ; 2.336 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 2.374 ; 2.374 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 2.258 ; 2.258 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 2.257 ; 2.257 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 2.790 ; 2.790 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 3.096 ; 3.096 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 3.041 ; 3.041 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 3.037 ; 3.037 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 2.790 ; 2.790 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 3.127 ; 3.127 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 3.081 ; 3.081 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 3.140 ; 3.140 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 2.664 ; 2.664 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 2.702 ; 2.702 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 2.733 ; 2.733 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 2.856 ; 2.856 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 2.920 ; 2.920 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 2.776 ; 2.776 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 2.664 ; 2.664 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 2.762 ; 2.762 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 2.566 ; 2.566 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 2.629 ; 2.629 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 3.320 ; 3.320 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 3.043 ; 3.043 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 2.760 ; 2.760 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 2.674 ; 2.674 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 2.566 ; 2.566 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 3.007 ; 3.007 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 2.515 ; 2.515 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 2.629 ; 2.629 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 2.617 ; 2.617 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 2.515 ; 2.515 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 2.601 ; 2.601 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 2.616 ; 2.616 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 2.635 ; 2.635 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 2.626 ; 2.626 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 2.642 ; 2.642 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 2.725 ; 2.725 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 2.705 ; 2.705 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 2.813 ; 2.813 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 2.642 ; 2.642 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 2.740 ; 2.740 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 2.842 ; 2.842 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 3.031 ; 3.031 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 2.958 ; 2.958 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 2.958 ; 2.958 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 3.263 ; 3.263 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 3.126 ; 3.126 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 3.560 ; 3.560 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 3.681 ; 3.681 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 3.697 ; 3.697 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 3.543 ; 3.543 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 3.307 ; 3.307 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 3.357 ; 3.357 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 3.356 ; 3.356 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 3.431 ; 3.431 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 3.795 ; 3.795 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 3.746 ; 3.746 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 3.307 ; 3.307 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 3.922 ; 3.922 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 2.669 ; 2.669 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 2.678 ; 2.678 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 3.064 ; 3.064 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 2.574 ; 2.574 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 3.006 ; 3.006 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 2.660 ; 2.660 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 2.030 ; 2.030 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 3.083 ; 3.083 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 2.713 ; 2.713 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 3.063 ; 3.063 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 2.460 ; 2.460 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 2.572 ; 2.572 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 2.662 ; 2.662 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 2.403 ; 2.403 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 2.865 ; 2.865 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 2.060 ; 2.060 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 2.127 ; 2.127 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 2.166 ; 2.166 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 2.164 ; 2.164 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 2.030 ; 2.030 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 2.080 ; 2.080 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 2.210 ; 2.210 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 2.316 ; 2.316 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 3.310 ; 3.310 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 3.696 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 3.696 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 3.726 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 3.726 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 3.859 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 3.899 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 3.899 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 3.874 ;      ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 4.342 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 4.362 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 4.362 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 4.332 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 4.336 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 4.396 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 4.396 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 4.372 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 4.352 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 4.342 ;      ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 4.034 ;      ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 4.345 ;      ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.905 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.811 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.791 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 3.750 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.905 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 3.988 ;      ; Rise       ; OSC_50          ;
+---------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 3.696 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 3.696 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 3.726 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 3.726 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 3.844 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 3.859 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 3.889 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 3.899 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 3.899 ;      ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 3.874 ;      ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 4.342 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 4.362 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 4.362 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 4.332 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 4.326 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 4.336 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 4.396 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 4.396 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 4.356 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 4.372 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 4.352 ;      ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 4.342 ;      ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 3.903 ;      ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 4.017 ;      ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.905 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.811 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.791 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.668 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 3.750 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 3.808 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.915 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.905 ;      ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 3.988 ;      ; Rise       ; OSC_50          ;
+---------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 3.696     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 3.696     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 3.726     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 3.726     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 3.859     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 3.899     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 3.899     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 3.874     ;           ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 4.342     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 4.362     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 4.362     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 4.332     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 4.336     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 4.396     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 4.396     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 4.372     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 4.352     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 4.342     ;           ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 4.034     ;           ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 4.345     ;           ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.905     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.811     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.791     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 3.750     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.905     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 3.988     ;           ; Rise       ; OSC_50          ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; OSC_50     ; 3.696     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[0]   ; OSC_50     ; 3.696     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[1]   ; OSC_50     ; 3.726     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[2]   ; OSC_50     ; 3.726     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[3]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[4]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[5]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[6]   ; OSC_50     ; 3.844     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[7]   ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[8]   ; OSC_50     ; 3.859     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[9]   ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[10]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[11]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[12]  ; OSC_50     ; 3.889     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[13]  ; OSC_50     ; 3.899     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[14]  ; OSC_50     ; 3.899     ;           ; Rise       ; OSC_50          ;
;  DRAM_DQ[15]  ; OSC_50     ; 3.874     ;           ; Rise       ; OSC_50          ;
; OTG_DATA[*]   ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[0]  ; OSC_50     ; 4.342     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[1]  ; OSC_50     ; 4.362     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[2]  ; OSC_50     ; 4.362     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[3]  ; OSC_50     ; 4.332     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[4]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[5]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[6]  ; OSC_50     ; 4.326     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[7]  ; OSC_50     ; 4.336     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[8]  ; OSC_50     ; 4.396     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[9]  ; OSC_50     ; 4.396     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[10] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[11] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[12] ; OSC_50     ; 4.356     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[13] ; OSC_50     ; 4.372     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[14] ; OSC_50     ; 4.352     ;           ; Rise       ; OSC_50          ;
;  OTG_DATA[15] ; OSC_50     ; 4.342     ;           ; Rise       ; OSC_50          ;
; SD_CMD        ; OSC_50     ; 3.903     ;           ; Rise       ; OSC_50          ;
; SD_DAT        ; OSC_50     ; 4.017     ;           ; Rise       ; OSC_50          ;
; SRAM_DQ[*]    ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.905     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.811     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.791     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.668     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[7]   ; OSC_50     ; 3.750     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[8]   ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[9]   ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[10]  ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[11]  ; OSC_50     ; 3.808     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.915     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.905     ;           ; Rise       ; OSC_50          ;
;  SRAM_DQ[15]  ; OSC_50     ; 3.988     ;           ; Rise       ; OSC_50          ;
+---------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.340  ; -0.124 ; 5.758    ; 1.214   ; 2.223               ;
;  OSC_50                                         ; 6.858  ; -0.124 ; 11.832   ; 2.052   ; 7.500               ;
;  altera_reserved_tck                            ; N/A    ; N/A    ; N/A      ; N/A     ; 97.778              ;
;  clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.340  ; 0.215  ; 5.758    ; 1.214   ; 2.223               ;
;  clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 15.364 ; 0.215  ; N/A      ; N/A     ; 17.500              ;
; Design-wide TNS                                 ; 0.0    ; -0.42  ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_50                                         ; 0.000  ; -0.420 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                            ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; 5.296  ; 5.296  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; 4.181  ; 4.181  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; 3.589  ; 3.589  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; 3.604  ; 3.604  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; 3.605  ; 3.605  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; 4.563  ; 4.563  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; 4.441  ; 4.441  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; 4.051  ; 4.051  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; 3.731  ; 3.731  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; 3.602  ; 3.602  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; 5.296  ; 5.296  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; 4.816  ; 4.816  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; 4.564  ; 4.564  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; 3.652  ; 3.652  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; 3.634  ; 3.634  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; 3.650  ; 3.650  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; 4.604  ; 4.604  ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; 4.377  ; 4.377  ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; 4.007  ; 4.007  ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; 4.007  ; 4.007  ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; 7.676  ; 7.676  ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; 3.482  ; 3.482  ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; 7.008  ; 7.008  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; 6.886  ; 6.886  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; 6.896  ; 6.896  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; 6.366  ; 6.366  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; 6.886  ; 6.886  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; 7.008  ; 7.008  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; 6.551  ; 6.551  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; 6.280  ; 6.280  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; 6.824  ; 6.824  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; 6.662  ; 6.662  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; 6.664  ; 6.664  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; 6.100  ; 6.100  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; 6.497  ; 6.497  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; 6.393  ; 6.393  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; 6.071  ; 6.071  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; 6.055  ; 6.055  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; 6.506  ; 6.506  ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; 4.129  ; 4.129  ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; 3.570  ; 3.570  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; 7.336  ; 7.336  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; 12.137 ; 12.137 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; 8.033  ; 8.033  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; 8.375  ; 8.375  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; 8.460  ; 8.460  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; 7.974  ; 7.974  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; 9.382  ; 9.382  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; 8.948  ; 8.948  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; 8.606  ; 8.606  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; 12.137 ; 12.137 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; 7.162  ; 7.162  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; 6.780  ; 6.780  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; 7.017  ; 7.017  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; OSC_50     ; -1.826 ; -1.826 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]  ; OSC_50     ; -2.186 ; -2.186 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]  ; OSC_50     ; -1.836 ; -1.836 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]  ; OSC_50     ; -1.832 ; -1.832 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]  ; OSC_50     ; -1.827 ; -1.827 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]  ; OSC_50     ; -2.331 ; -2.331 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]  ; OSC_50     ; -2.300 ; -2.300 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]  ; OSC_50     ; -2.112 ; -2.112 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]  ; OSC_50     ; -1.931 ; -1.931 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]  ; OSC_50     ; -1.826 ; -1.826 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]  ; OSC_50     ; -2.786 ; -2.786 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10] ; OSC_50     ; -2.549 ; -2.549 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11] ; OSC_50     ; -2.429 ; -2.429 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12] ; OSC_50     ; -1.867 ; -1.867 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13] ; OSC_50     ; -1.861 ; -1.861 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14] ; OSC_50     ; -1.873 ; -1.873 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15] ; OSC_50     ; -2.414 ; -2.414 ; Rise       ; OSC_50                                         ;
; I2C_SDAT     ; OSC_50     ; -2.257 ; -2.257 ; Rise       ; OSC_50                                         ;
; KEY[*]       ; OSC_50     ; -2.105 ; -2.105 ; Rise       ; OSC_50                                         ;
;  KEY[0]      ; OSC_50     ; -2.105 ; -2.105 ; Rise       ; OSC_50                                         ;
; SD_CMD       ; OSC_50     ; -1.673 ; -1.673 ; Rise       ; OSC_50                                         ;
; SD_DAT       ; OSC_50     ; -1.790 ; -1.790 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]   ; OSC_50     ; -1.617 ; -1.617 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]  ; OSC_50     ; -1.972 ; -1.972 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]  ; OSC_50     ; -2.051 ; -2.051 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]  ; OSC_50     ; -1.961 ; -1.961 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]  ; OSC_50     ; -1.987 ; -1.987 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]  ; OSC_50     ; -2.086 ; -2.086 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]  ; OSC_50     ; -1.812 ; -1.812 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]  ; OSC_50     ; -1.734 ; -1.734 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]  ; OSC_50     ; -2.068 ; -2.068 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]  ; OSC_50     ; -1.942 ; -1.942 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]  ; OSC_50     ; -1.853 ; -1.853 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10] ; OSC_50     ; -1.931 ; -1.931 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11] ; OSC_50     ; -1.945 ; -1.945 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12] ; OSC_50     ; -1.978 ; -1.978 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13] ; OSC_50     ; -1.617 ; -1.617 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14] ; OSC_50     ; -1.722 ; -1.722 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15] ; OSC_50     ; -1.942 ; -1.942 ; Rise       ; OSC_50                                         ;
; UART_RXD     ; OSC_50     ; -2.161 ; -2.161 ; Rise       ; OSC_50                                         ;
; OSC_27       ; OSC_50     ; -1.830 ; -1.830 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_CLK       ; OSC_50     ; -4.113 ; -4.113 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; OSC_50     ; -4.187 ; -4.187 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[0]  ; OSC_50     ; -4.293 ; -4.293 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[1]  ; OSC_50     ; -4.187 ; -4.187 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[2]  ; OSC_50     ; -4.477 ; -4.477 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[3]  ; OSC_50     ; -4.363 ; -4.363 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[4]  ; OSC_50     ; -4.261 ; -4.261 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[5]  ; OSC_50     ; -4.217 ; -4.217 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[6]  ; OSC_50     ; -4.433 ; -4.433 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  TD_DATA[7]  ; OSC_50     ; -4.396 ; -4.396 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCDAT   ; OSC_50     ; -4.062 ; -4.062 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_CLK      ; OSC_50     ; -3.897 ; -3.897 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; PS2_DAT      ; OSC_50     ; -3.931 ; -3.931 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 12.685 ; 12.685 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 12.685 ; 12.685 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 11.834 ; 11.834 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 9.712  ; 9.712  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 9.809  ; 9.809  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 10.482 ; 10.482 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 9.555  ; 9.555  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 10.331 ; 10.331 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 10.476 ; 10.476 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 8.956  ; 8.956  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 9.814  ; 9.814  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 8.704  ; 8.704  ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 9.931  ; 9.931  ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 10.206 ; 10.206 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 10.302 ; 10.302 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 7.758  ; 7.758  ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422  ; 5.422  ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 7.293  ; 7.293  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 7.326  ; 7.326  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 6.728  ; 6.728  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 6.735  ; 6.735  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 6.737  ; 6.737  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 6.731  ; 6.731  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 7.026  ; 7.026  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 7.104  ; 7.104  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 7.035  ; 7.035  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 6.790  ; 6.790  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 6.094  ; 6.094  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 6.106  ; 6.106  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 6.104  ; 6.104  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 6.116  ; 6.116  ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 6.079  ; 6.079  ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 8.545  ; 8.545  ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 7.786  ; 7.786  ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 8.872  ; 8.872  ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 9.561  ; 9.561  ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 8.322  ; 8.322  ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 8.322  ; 8.322  ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 6.556  ; 6.556  ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 6.556  ; 6.556  ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 6.074  ; 6.074  ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 6.086  ; 6.086  ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 8.670  ; 8.670  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 7.156  ; 7.156  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 7.715  ; 7.715  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 7.694  ; 7.694  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 7.268  ; 7.268  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 7.446  ; 7.446  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 8.670  ; 8.670  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 7.381  ; 7.381  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 7.112  ; 7.112  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 7.551  ; 7.551  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 7.294  ; 7.294  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 7.970  ; 7.970  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 7.216  ; 7.216  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 7.713  ; 7.713  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 7.320  ; 7.320  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 7.417  ; 7.417  ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 7.765  ; 7.765  ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 6.593  ; 6.593  ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 7.506  ; 7.506  ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 7.018  ; 7.018  ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 7.714  ; 7.714  ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 6.935  ; 6.935  ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 7.058  ; 7.058  ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 7.116  ; 7.116  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 7.116  ; 7.116  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 7.100  ; 7.100  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 7.113  ; 7.113  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 6.904  ; 6.904  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 6.902  ; 6.902  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 6.924  ; 6.924  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 6.937  ; 6.937  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 6.950  ; 6.950  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 6.899  ; 6.899  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 6.866  ; 6.866  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 6.685  ; 6.685  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 6.683  ; 6.683  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 6.676  ; 6.676  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 6.736  ; 6.736  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 6.667  ; 6.667  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 6.650  ; 6.650  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 6.469  ; 6.469  ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 6.498  ; 6.498  ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 6.970  ; 6.970  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 6.970  ; 6.970  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 6.717  ; 6.717  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 6.717  ; 6.717  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 6.892  ; 6.892  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 6.423  ; 6.423  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 6.513  ; 6.513  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 6.426  ; 6.426  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 6.477  ; 6.477  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 6.684  ; 6.684  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 6.692  ; 6.692  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 6.676  ; 6.676  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 6.656  ; 6.656  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 6.679  ; 6.679  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 6.674  ; 6.674  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 6.893  ; 6.893  ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 6.882  ; 6.882  ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 7.202  ; 7.202  ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 7.163  ; 7.163  ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 7.164  ; 7.164  ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 9.227  ; 9.227  ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 7.133  ; 7.133  ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 6.648  ; 6.648  ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 6.748  ; 6.748  ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 6.881  ; 6.881  ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 6.947  ; 6.947  ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 6.937  ; 6.937  ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 6.918  ; 6.918  ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 6.919  ; 6.919  ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 7.133  ; 7.133  ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 7.120  ; 7.120  ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 8.710  ; 8.710  ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 8.653  ; 8.653  ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 6.894  ; 6.894  ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 6.461  ; 6.461  ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 6.437  ; 6.437  ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 6.433  ; 6.433  ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 6.665  ; 6.665  ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 6.662  ; 6.662  ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 6.453  ; 6.453  ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 6.618  ; 6.618  ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 6.644  ; 6.644  ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 6.672  ; 6.672  ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 6.894  ; 6.894  ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 8.846  ; 8.846  ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 6.667  ; 6.667  ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 6.653  ; 6.653  ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 6.872  ; 6.872  ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 6.648  ; 6.648  ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 6.645  ; 6.645  ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 6.671  ; 6.671  ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 6.422  ; 6.422  ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 6.435  ; 6.435  ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 6.644  ; 6.644  ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 6.409  ; 6.409  ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 8.333  ; 8.333  ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 5.422  ; 5.422  ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 5.031  ; 5.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 4.996  ; 4.996  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 5.004  ; 5.004  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 5.017  ; 5.017  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 5.031  ; 5.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 4.981  ; 4.981  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 4.767  ; 4.767  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 4.766  ; 4.766  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 7.380  ; 7.380  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 7.058  ; 7.058  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 6.988  ; 6.988  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 7.097  ; 7.097  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 6.549  ; 6.549  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 7.276  ; 7.276  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 7.297  ; 7.297  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 7.380  ; 7.380  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 6.287  ; 6.287  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 5.773  ; 5.773  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 5.874  ; 5.874  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 6.119  ; 6.119  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 6.287  ; 6.287  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 5.879  ; 5.879  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 5.907  ; 5.907  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 6.888  ; 6.888  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 5.602  ; 5.602  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 6.888  ; 6.888  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 6.593  ; 6.593  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 5.886  ; 5.886  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 5.790  ; 5.790  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 5.604  ; 5.604  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 6.534  ; 6.534  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 5.680  ; 5.680  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 5.646  ; 5.646  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 5.374  ; 5.374  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 5.632  ; 5.632  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 5.651  ; 5.651  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 5.675  ; 5.675  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 5.661  ; 5.661  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 6.668  ; 6.668  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 6.000  ; 6.000  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 5.973  ; 5.973  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 6.245  ; 6.245  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 5.794  ; 5.794  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 6.022  ; 6.022  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 6.282  ; 6.282  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 6.668  ; 6.668  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 8.300  ; 8.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 6.748  ; 6.748  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 7.535  ; 7.535  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 7.019  ; 7.019  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 7.491  ; 7.491  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 7.711  ; 7.711  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 8.140  ; 8.140  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 8.300  ; 8.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 8.286  ; 8.286  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 7.140  ; 7.140  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 7.170  ; 7.170  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 7.356  ; 7.356  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 8.203  ; 8.203  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 8.156  ; 8.156  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 7.031  ; 7.031  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 8.286  ; 8.286  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 6.189  ; 6.189  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 5.308  ; 5.308  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 5.233  ; 5.233  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 6.189  ; 6.189  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 5.100  ; 5.100  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 5.992  ; 5.992  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 4.694  ; 4.694  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 4.702  ; 4.702  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 5.229  ; 5.229  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 6.223  ; 6.223  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 6.218  ; 6.218  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 5.369  ; 5.369  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 6.223  ; 6.223  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 4.781  ; 4.781  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 5.021  ; 5.021  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 5.172  ; 5.172  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 4.682  ; 4.682  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 5.689  ; 5.689  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 4.020  ; 4.020  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 4.188  ; 4.188  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 4.239  ; 4.239  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 4.236  ; 4.236  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 3.961  ; 3.961  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 4.045  ; 4.045  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 4.300  ; 4.300  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 4.552  ; 4.552  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 6.430  ; 6.430  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 6.734  ; 6.734  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 6.487  ; 6.487  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 6.430  ; 6.430  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 6.734  ; 6.734  ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_ADDR[*]   ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[0]  ; OSC_50     ; 4.915 ; 4.915 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[1]  ; OSC_50     ; 4.587 ; 4.587 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[2]  ; OSC_50     ; 4.122 ; 4.122 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[3]  ; OSC_50     ; 4.189 ; 4.189 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[4]  ; OSC_50     ; 4.371 ; 4.371 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[5]  ; OSC_50     ; 4.037 ; 4.037 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[6]  ; OSC_50     ; 4.277 ; 4.277 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[7]  ; OSC_50     ; 4.364 ; 4.364 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[8]  ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[9]  ; OSC_50     ; 4.319 ; 4.319 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[10] ; OSC_50     ; 4.028 ; 4.028 ; Rise       ; OSC_50                                         ;
;  DRAM_ADDR[11] ; OSC_50     ; 4.332 ; 4.332 ; Rise       ; OSC_50                                         ;
; DRAM_BA_0      ; OSC_50     ; 4.516 ; 4.516 ; Rise       ; OSC_50                                         ;
; DRAM_BA_1      ; OSC_50     ; 4.543 ; 4.543 ; Rise       ; OSC_50                                         ;
; DRAM_CAS_N     ; OSC_50     ; 4.105 ; 4.105 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Rise       ; OSC_50                                         ;
; DRAM_DQ[*]     ; OSC_50     ; 3.466 ; 3.466 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[0]    ; OSC_50     ; 4.060 ; 4.060 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[1]    ; OSC_50     ; 4.088 ; 4.088 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[2]    ; OSC_50     ; 4.274 ; 4.274 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[3]    ; OSC_50     ; 3.758 ; 3.758 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[4]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[5]    ; OSC_50     ; 3.762 ; 3.762 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[6]    ; OSC_50     ; 3.759 ; 3.759 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[7]    ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[8]    ; OSC_50     ; 3.950 ; 3.950 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[9]    ; OSC_50     ; 3.918 ; 3.918 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[10]   ; OSC_50     ; 3.844 ; 3.844 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[11]   ; OSC_50     ; 3.483 ; 3.483 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[12]   ; OSC_50     ; 3.487 ; 3.487 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[13]   ; OSC_50     ; 3.493 ; 3.493 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[14]   ; OSC_50     ; 3.497 ; 3.497 ; Rise       ; OSC_50                                         ;
;  DRAM_DQ[15]   ; OSC_50     ; 3.466 ; 3.466 ; Rise       ; OSC_50                                         ;
; DRAM_RAS_N     ; OSC_50     ; 4.102 ; 4.102 ; Rise       ; OSC_50                                         ;
; DRAM_WE_N      ; OSC_50     ; 4.109 ; 4.109 ; Rise       ; OSC_50                                         ;
; I2C_SCLK       ; OSC_50     ; 4.864 ; 4.864 ; Rise       ; OSC_50                                         ;
; I2C_SDAT       ; OSC_50     ; 5.089 ; 5.089 ; Rise       ; OSC_50                                         ;
; LED_GREEN[*]   ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
;  LED_GREEN[8]  ; OSC_50     ; 4.547 ; 4.547 ; Rise       ; OSC_50                                         ;
; OTG_ADDR[*]    ; OSC_50     ; 3.464 ; 3.464 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[0]   ; OSC_50     ; 3.671 ; 3.671 ; Rise       ; OSC_50                                         ;
;  OTG_ADDR[1]   ; OSC_50     ; 3.464 ; 3.464 ; Rise       ; OSC_50                                         ;
; OTG_CS_N       ; OSC_50     ; 3.468 ; 3.468 ; Rise       ; OSC_50                                         ;
; OTG_DATA[*]    ; OSC_50     ; 3.978 ; 3.978 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[0]   ; OSC_50     ; 4.012 ; 4.012 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[1]   ; OSC_50     ; 4.268 ; 4.268 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[2]   ; OSC_50     ; 4.244 ; 4.244 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[3]   ; OSC_50     ; 4.049 ; 4.049 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[4]   ; OSC_50     ; 4.116 ; 4.116 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[5]   ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[6]   ; OSC_50     ; 4.096 ; 4.096 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[7]   ; OSC_50     ; 3.978 ; 3.978 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[8]   ; OSC_50     ; 4.197 ; 4.197 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[9]   ; OSC_50     ; 4.075 ; 4.075 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[10]  ; OSC_50     ; 4.330 ; 4.330 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[11]  ; OSC_50     ; 3.980 ; 3.980 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[12]  ; OSC_50     ; 4.232 ; 4.232 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[13]  ; OSC_50     ; 4.089 ; 4.089 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[14]  ; OSC_50     ; 4.092 ; 4.092 ; Rise       ; OSC_50                                         ;
;  OTG_DATA[15]  ; OSC_50     ; 4.273 ; 4.273 ; Rise       ; OSC_50                                         ;
; OTG_RD_N       ; OSC_50     ; 3.708 ; 3.708 ; Rise       ; OSC_50                                         ;
; OTG_RST_N      ; OSC_50     ; 4.154 ; 4.154 ; Rise       ; OSC_50                                         ;
; OTG_WR_N       ; OSC_50     ; 3.940 ; 3.940 ; Rise       ; OSC_50                                         ;
; SD_CLK         ; OSC_50     ; 4.050 ; 4.050 ; Rise       ; OSC_50                                         ;
; SD_CMD         ; OSC_50     ; 3.843 ; 3.843 ; Rise       ; OSC_50                                         ;
; SD_DAT         ; OSC_50     ; 3.933 ; 3.933 ; Rise       ; OSC_50                                         ;
; SRAM_ADDR[*]   ; OSC_50     ; 3.712 ; 3.712 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[0]  ; OSC_50     ; 4.011 ; 4.011 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[1]  ; OSC_50     ; 4.003 ; 4.003 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[2]  ; OSC_50     ; 3.997 ; 3.997 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[3]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[4]  ; OSC_50     ; 3.908 ; 3.908 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[5]  ; OSC_50     ; 3.921 ; 3.921 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[6]  ; OSC_50     ; 3.937 ; 3.937 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[7]  ; OSC_50     ; 3.944 ; 3.944 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[8]  ; OSC_50     ; 3.901 ; 3.901 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[9]  ; OSC_50     ; 3.888 ; 3.888 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[10] ; OSC_50     ; 3.806 ; 3.806 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[11] ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[12] ; OSC_50     ; 3.801 ; 3.801 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[13] ; OSC_50     ; 3.853 ; 3.853 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[14] ; OSC_50     ; 3.788 ; 3.788 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[15] ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[16] ; OSC_50     ; 3.712 ; 3.712 ; Rise       ; OSC_50                                         ;
;  SRAM_ADDR[17] ; OSC_50     ; 3.720 ; 3.720 ; Rise       ; OSC_50                                         ;
; SRAM_DQ[*]     ; OSC_50     ; 3.675 ; 3.675 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[0]    ; OSC_50     ; 3.953 ; 3.953 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[1]    ; OSC_50     ; 3.840 ; 3.840 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[2]    ; OSC_50     ; 3.842 ; 3.842 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[3]    ; OSC_50     ; 3.900 ; 3.900 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[4]    ; OSC_50     ; 3.675 ; 3.675 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[5]    ; OSC_50     ; 3.726 ; 3.726 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[6]    ; OSC_50     ; 3.678 ; 3.678 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[7]    ; OSC_50     ; 3.702 ; 3.702 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[8]    ; OSC_50     ; 3.820 ; 3.820 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[9]    ; OSC_50     ; 3.824 ; 3.824 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[10]   ; OSC_50     ; 3.815 ; 3.815 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[11]   ; OSC_50     ; 3.799 ; 3.799 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[12]   ; OSC_50     ; 3.811 ; 3.811 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[13]   ; OSC_50     ; 3.810 ; 3.810 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[14]   ; OSC_50     ; 3.897 ; 3.897 ; Rise       ; OSC_50                                         ;
;  SRAM_DQ[15]   ; OSC_50     ; 3.894 ; 3.894 ; Rise       ; OSC_50                                         ;
; SRAM_LB_N      ; OSC_50     ; 4.043 ; 4.043 ; Rise       ; OSC_50                                         ;
; SRAM_UB_N      ; OSC_50     ; 4.021 ; 4.021 ; Rise       ; OSC_50                                         ;
; SRAM_WE_N      ; OSC_50     ; 4.033 ; 4.033 ; Rise       ; OSC_50                                         ;
; UART_TXD       ; OSC_50     ; 5.034 ; 5.034 ; Rise       ; OSC_50                                         ;
; VGA_B[*]       ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  VGA_B[0]      ; OSC_50     ; 3.776 ; 3.776 ; Rise       ; OSC_50                                         ;
;  VGA_B[1]      ; OSC_50     ; 3.833 ; 3.833 ; Rise       ; OSC_50                                         ;
;  VGA_B[2]      ; OSC_50     ; 3.880 ; 3.880 ; Rise       ; OSC_50                                         ;
;  VGA_B[3]      ; OSC_50     ; 3.869 ; 3.869 ; Rise       ; OSC_50                                         ;
;  VGA_B[4]      ; OSC_50     ; 3.942 ; 3.942 ; Rise       ; OSC_50                                         ;
;  VGA_B[5]      ; OSC_50     ; 3.932 ; 3.932 ; Rise       ; OSC_50                                         ;
;  VGA_B[6]      ; OSC_50     ; 3.913 ; 3.913 ; Rise       ; OSC_50                                         ;
;  VGA_B[7]      ; OSC_50     ; 3.914 ; 3.914 ; Rise       ; OSC_50                                         ;
;  VGA_B[8]      ; OSC_50     ; 4.002 ; 4.002 ; Rise       ; OSC_50                                         ;
;  VGA_B[9]      ; OSC_50     ; 3.995 ; 3.995 ; Rise       ; OSC_50                                         ;
; VGA_BLANK      ; OSC_50     ; 4.778 ; 4.778 ; Rise       ; OSC_50                                         ;
; VGA_CLK        ; OSC_50     ; 4.745 ; 4.745 ; Rise       ; OSC_50                                         ;
; VGA_G[*]       ; OSC_50     ; 3.685 ; 3.685 ; Rise       ; OSC_50                                         ;
;  VGA_G[0]      ; OSC_50     ; 3.703 ; 3.703 ; Rise       ; OSC_50                                         ;
;  VGA_G[1]      ; OSC_50     ; 3.694 ; 3.694 ; Rise       ; OSC_50                                         ;
;  VGA_G[2]      ; OSC_50     ; 3.685 ; 3.685 ; Rise       ; OSC_50                                         ;
;  VGA_G[3]      ; OSC_50     ; 3.789 ; 3.789 ; Rise       ; OSC_50                                         ;
;  VGA_G[4]      ; OSC_50     ; 3.792 ; 3.792 ; Rise       ; OSC_50                                         ;
;  VGA_G[5]      ; OSC_50     ; 3.700 ; 3.700 ; Rise       ; OSC_50                                         ;
;  VGA_G[6]      ; OSC_50     ; 3.750 ; 3.750 ; Rise       ; OSC_50                                         ;
;  VGA_G[7]      ; OSC_50     ; 3.774 ; 3.774 ; Rise       ; OSC_50                                         ;
;  VGA_G[8]      ; OSC_50     ; 3.794 ; 3.794 ; Rise       ; OSC_50                                         ;
;  VGA_G[9]      ; OSC_50     ; 3.891 ; 3.891 ; Rise       ; OSC_50                                         ;
; VGA_HS         ; OSC_50     ; 4.850 ; 4.850 ; Rise       ; OSC_50                                         ;
; VGA_R[*]       ; OSC_50     ; 3.664 ; 3.664 ; Rise       ; OSC_50                                         ;
;  VGA_R[0]      ; OSC_50     ; 3.795 ; 3.795 ; Rise       ; OSC_50                                         ;
;  VGA_R[1]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[2]      ; OSC_50     ; 3.876 ; 3.876 ; Rise       ; OSC_50                                         ;
;  VGA_R[3]      ; OSC_50     ; 3.780 ; 3.780 ; Rise       ; OSC_50                                         ;
;  VGA_R[4]      ; OSC_50     ; 3.779 ; 3.779 ; Rise       ; OSC_50                                         ;
;  VGA_R[5]      ; OSC_50     ; 3.800 ; 3.800 ; Rise       ; OSC_50                                         ;
;  VGA_R[6]      ; OSC_50     ; 3.673 ; 3.673 ; Rise       ; OSC_50                                         ;
;  VGA_R[7]      ; OSC_50     ; 3.684 ; 3.684 ; Rise       ; OSC_50                                         ;
;  VGA_R[8]      ; OSC_50     ; 3.769 ; 3.769 ; Rise       ; OSC_50                                         ;
;  VGA_R[9]      ; OSC_50     ; 3.664 ; 3.664 ; Rise       ; OSC_50                                         ;
; VGA_VS         ; OSC_50     ; 4.663 ; 4.663 ; Rise       ; OSC_50                                         ;
; DRAM_CLK       ; OSC_50     ; 2.881 ; 2.881 ; Fall       ; OSC_50                                         ;
; HEX0[*]        ; OSC_50     ; 2.257 ; 2.257 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[0]       ; OSC_50     ; 2.387 ; 2.387 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[1]       ; OSC_50     ; 2.361 ; 2.361 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[2]       ; OSC_50     ; 2.373 ; 2.373 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[3]       ; OSC_50     ; 2.336 ; 2.336 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[4]       ; OSC_50     ; 2.374 ; 2.374 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[5]       ; OSC_50     ; 2.258 ; 2.258 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX0[6]       ; OSC_50     ; 2.257 ; 2.257 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX1[*]        ; OSC_50     ; 2.790 ; 2.790 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[0]       ; OSC_50     ; 3.096 ; 3.096 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[1]       ; OSC_50     ; 3.041 ; 3.041 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[2]       ; OSC_50     ; 3.037 ; 3.037 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[3]       ; OSC_50     ; 2.790 ; 2.790 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[4]       ; OSC_50     ; 3.127 ; 3.127 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[5]       ; OSC_50     ; 3.081 ; 3.081 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX1[6]       ; OSC_50     ; 3.140 ; 3.140 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX2[*]        ; OSC_50     ; 2.664 ; 2.664 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[0]       ; OSC_50     ; 2.702 ; 2.702 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[1]       ; OSC_50     ; 2.733 ; 2.733 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[2]       ; OSC_50     ; 2.856 ; 2.856 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[3]       ; OSC_50     ; 2.920 ; 2.920 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[4]       ; OSC_50     ; 2.776 ; 2.776 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[5]       ; OSC_50     ; 2.664 ; 2.664 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX2[6]       ; OSC_50     ; 2.762 ; 2.762 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX3[*]        ; OSC_50     ; 2.566 ; 2.566 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[0]       ; OSC_50     ; 2.629 ; 2.629 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[1]       ; OSC_50     ; 3.320 ; 3.320 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[2]       ; OSC_50     ; 3.043 ; 3.043 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[3]       ; OSC_50     ; 2.760 ; 2.760 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[4]       ; OSC_50     ; 2.674 ; 2.674 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[5]       ; OSC_50     ; 2.566 ; 2.566 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX3[6]       ; OSC_50     ; 3.007 ; 3.007 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX4[*]        ; OSC_50     ; 2.515 ; 2.515 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[0]       ; OSC_50     ; 2.629 ; 2.629 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[1]       ; OSC_50     ; 2.617 ; 2.617 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[2]       ; OSC_50     ; 2.515 ; 2.515 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[3]       ; OSC_50     ; 2.601 ; 2.601 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[4]       ; OSC_50     ; 2.616 ; 2.616 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[5]       ; OSC_50     ; 2.635 ; 2.635 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX4[6]       ; OSC_50     ; 2.626 ; 2.626 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX5[*]        ; OSC_50     ; 2.642 ; 2.642 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[0]       ; OSC_50     ; 2.725 ; 2.725 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[1]       ; OSC_50     ; 2.705 ; 2.705 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[2]       ; OSC_50     ; 2.813 ; 2.813 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[3]       ; OSC_50     ; 2.642 ; 2.642 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[4]       ; OSC_50     ; 2.740 ; 2.740 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[5]       ; OSC_50     ; 2.842 ; 2.842 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX5[6]       ; OSC_50     ; 3.031 ; 3.031 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX6[*]        ; OSC_50     ; 2.958 ; 2.958 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[0]       ; OSC_50     ; 2.958 ; 2.958 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[1]       ; OSC_50     ; 3.263 ; 3.263 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[2]       ; OSC_50     ; 3.126 ; 3.126 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[3]       ; OSC_50     ; 3.560 ; 3.560 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[4]       ; OSC_50     ; 3.681 ; 3.681 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[5]       ; OSC_50     ; 3.697 ; 3.697 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX6[6]       ; OSC_50     ; 3.543 ; 3.543 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; HEX7[*]        ; OSC_50     ; 3.307 ; 3.307 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[0]       ; OSC_50     ; 3.357 ; 3.357 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[1]       ; OSC_50     ; 3.356 ; 3.356 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[2]       ; OSC_50     ; 3.431 ; 3.431 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[3]       ; OSC_50     ; 3.795 ; 3.795 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[4]       ; OSC_50     ; 3.746 ; 3.746 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[5]       ; OSC_50     ; 3.307 ; 3.307 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  HEX7[6]       ; OSC_50     ; 3.922 ; 3.922 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_GREEN[*]   ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[0]  ; OSC_50     ; 2.669 ; 2.669 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[1]  ; OSC_50     ; 2.678 ; 2.678 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[2]  ; OSC_50     ; 3.064 ; 3.064 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[3]  ; OSC_50     ; 2.574 ; 2.574 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[4]  ; OSC_50     ; 3.006 ; 3.006 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[5]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[6]  ; OSC_50     ; 2.418 ; 2.418 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_GREEN[7]  ; OSC_50     ; 2.660 ; 2.660 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; LED_RED[*]     ; OSC_50     ; 2.030 ; 2.030 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[0]    ; OSC_50     ; 3.083 ; 3.083 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[1]    ; OSC_50     ; 2.713 ; 2.713 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[2]    ; OSC_50     ; 3.063 ; 3.063 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[3]    ; OSC_50     ; 2.460 ; 2.460 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[4]    ; OSC_50     ; 2.572 ; 2.572 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[5]    ; OSC_50     ; 2.662 ; 2.662 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[6]    ; OSC_50     ; 2.403 ; 2.403 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[7]    ; OSC_50     ; 2.865 ; 2.865 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[8]    ; OSC_50     ; 2.060 ; 2.060 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[9]    ; OSC_50     ; 2.127 ; 2.127 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[10]   ; OSC_50     ; 2.166 ; 2.166 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[11]   ; OSC_50     ; 2.164 ; 2.164 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[12]   ; OSC_50     ; 2.030 ; 2.030 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[13]   ; OSC_50     ; 2.080 ; 2.080 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[14]   ; OSC_50     ; 2.210 ; 2.210 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
;  LED_RED[15]   ; OSC_50     ; 2.316 ; 2.316 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ;
; AUD_ADCLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_BCLK       ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACDAT     ; OSC_50     ; 3.310 ; 3.310 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_50     ; 3.254 ; 3.254 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_50     ; 3.378 ; 3.378 ; Rise       ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ;
+----------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; > 2147483647 ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 29           ; 0        ; 0        ; 0        ;
; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 221          ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 19           ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 5513         ; 0        ; 0        ; 0        ;
; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 6            ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50                                         ; 356          ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; OSC_50                                         ; 1            ; 0        ; 0        ; 0        ;
; OSC_50                                         ; OSC_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; > 2147483647 ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 29           ; 0        ; 0        ; 0        ;
; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 221          ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 19           ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 5513         ; 0        ; 0        ; 0        ;
; OSC_50                                         ; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; 6            ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; OSC_50                                         ; 356          ; 0        ; 0        ; 0        ;
; clocks:u1|pll:u1|altpll:altpll_component|_clk2 ; OSC_50                                         ; 1            ; 0        ; 0        ; 0        ;
; OSC_50                                         ; OSC_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 419      ; 0        ; 0        ; 0        ;
; OSC_50                                         ; OSC_50                                         ; 1366     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; clocks:u1|pll:u1|altpll:altpll_component|_clk0 ; 419      ; 0        ; 0        ; 0        ;
; OSC_50                                         ; OSC_50                                         ; 1366     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 52    ; 52   ;
; Unconstrained Input Port Paths  ; 366   ; 366  ;
; Unconstrained Output Ports      ; 230   ; 230  ;
; Unconstrained Output Port Paths ; 623   ; 623  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /usr/caen/altera-11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Thu Feb 28 13:24:12 2013
Info: Command: quartus_sta e100 -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {u1|u1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clocks:u1|pll:u1|altpll:altpll_component|_clk0} {u1|u1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u1|u1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clocks:u1|pll:u1|altpll:altpll_component|_clk2} {u1|u1|altpll_component|pll|clk[2]}
Warning (332060): Node: clocks:u1|clock_slow[0] was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.340         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     6.858         0.000 OSC_50 
    Info (332119):    15.364         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 OSC_50 
    Info (332119):     0.391         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     0.391         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
Info (332146): Worst-case recovery slack is 5.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.758         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):    11.832         0.000 OSC_50 
Info (332146): Worst-case removal slack is 2.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.352         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     3.571         0.000 OSC_50 
Info (332146): Worst-case minimum pulse width slack is 2.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.223         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     7.500         0.000 OSC_50 
    Info (332119):    17.500         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 243 output pins without output pin load capacitance assignment
    Info (306007): Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_RED[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_GREEN[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (332060): Node: clocks:u1|clock_slow[0] was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 5.141
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.141         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     8.503         0.000 OSC_50 
    Info (332119):    17.346         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.124        -0.420 OSC_50 
    Info (332119):     0.215         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     0.215         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
Info (332146): Worst-case recovery slack is 7.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.983         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):    15.740         0.000 OSC_50 
Info (332146): Worst-case removal slack is 1.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.214         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     2.052         0.000 OSC_50 
Info (332146): Worst-case minimum pulse width slack is 2.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.223         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk0 
    Info (332119):     7.500         0.000 OSC_50 
    Info (332119):    17.500         0.000 clocks:u1|pll:u1|altpll:altpll_component|_clk2 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Thu Feb 28 13:24:30 2013
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:26


