$date
	Wed Dec 28 21:46:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! out $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % in $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % in $end
$var wire 1 & rst $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
1"
x!
$end
#5
1%
#10
1!
1#
#20
0#
#30
0!
1#
0%
#40
0#
#50
1#
#55
1%
#60
0#
#70
1!
1#
#80
0#
#85
0$
#90
1#
#100
0#
#110
1#
#115
1$
#120
0#
#130
1#
#140
0#
#145
0!
1&
#150
1#
#160
0#
#170
1#
#180
0#
0&
#190
1!
1#
#195
0"
#200
0#
#210
0!
1#
#215
1"
