// Seed: 1565229633
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1
);
  assign id_3 = id_1;
  module_0();
  wire  id_4;
  uwire id_5 = id_1 != 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  pmos #(1'b0, id_2++) (id_4, 1);
  assign (pull1, highz0) id_1 = ~id_3;
  wire id_5;
  wire id_6;
  xnor (id_1, id_3, id_4, id_5, id_6, id_7);
  wire id_7;
  module_0();
endmodule
