
;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=331, decl_uid=8704, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))

;; Function HAL_CORDIC_Init (HAL_CORDIC_Init, funcdef_no=329, decl_uid=8700, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_CORDIC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={2d,1u} r115={1d,10u} r118={1d,1u} r121={1d,7u} r127={1d,1u} 
;;    total ref usage 172{116d,56u,0e} in 35{34 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 113[109,109] 114[110,111] 115[112,112] 118[113,113] 121[114,114] 127[115,115] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[104],103[105]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[104],103[105]
;; rd  gen 	(2) 100[102],115[112]
;; rd  kill	(4) 100[100,101,102],115[112]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(6) 0[2],7[9],13[12],102[104],103[105],115[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d9(bb 0 insn -1) }u8(13){ d12(bb 0 insn -1) }u9(102){ d104(bb 0 insn -1) }u10(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 113 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 100 [cc] 113 118
;; live  kill	
;; rd  in  	(6) 0[2],7[9],13[12],102[104],103[105],115[112]
;; rd  gen 	(3) 100[101],113[109],118[113]
;; rd  kill	(5) 100[100,101,102],113[109],118[113]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; rd  out 	(7) 0[2],7[9],13[12],102[104],103[105],113[109],115[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d9(bb 0 insn -1) }u16(13){ d12(bb 0 insn -1) }u17(102){ d104(bb 0 insn -1) }u18(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 0[2],7[9],13[12],102[104],103[105],113[109],115[112]
;; rd  gen 	(0) 
;; rd  kill	(2) 14[13,14]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[9],13[12],102[104],103[105],115[112]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d9(bb 0 insn -1) }u24(13){ d12(bb 0 insn -1) }u25(102){ d104(bb 0 insn -1) }u26(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 121 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 121 127
;; live  kill	
;; rd  in  	(7) 0[2],7[9],13[12],102[104],103[105],113[109],115[112]
;; rd  gen 	(3) 114[110],121[114],127[115]
;; rd  kill	(4) 114[110,111],121[114],127[115]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[9],13[12],102[104],103[105],114[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ d9(bb 0 insn -1) }u43(13){ d12(bb 0 insn -1) }u44(102){ d104(bb 0 insn -1) }u45(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; rd  in  	(6) 0[2],7[9],13[12],102[104],103[105],115[112]
;; rd  gen 	(1) 114[111]
;; rd  kill	(2) 114[110,111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[9],13[12],102[104],103[105],114[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ d9(bb 0 insn -1) }u47(13){ d12(bb 0 insn -1) }u48(102){ d104(bb 0 insn -1) }u49(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[104],103[105],114[110,111]
;; rd  gen 	(1) 0[0]
;; rd  kill	(3) 0[0,1,2]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[9],13[12],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u52(0){ d0(bb 7 insn 59) }u53(7){ d9(bb 0 insn -1) }u54(13){ d12(bb 0 insn -1) }u55(102){ d104(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[9],13[12],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 59) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
  Adding insn 59 to worklist
Processing use of (reg 114 [ <retval> ]) in insn 59:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
Processing use of (reg 121) in insn 4:
  Adding insn 31 to worklist
Processing use of (reg 0 r0) in insn 60:
Processing use of (reg 115 [ hcordic ]) in insn 32:
  Adding insn 2 to worklist
Processing use of (reg 121) in insn 32:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ hcordic ]) in insn 35:
Processing use of (reg 121) in insn 35:
Processing use of (reg 115 [ hcordic ]) in insn 38:
Processing use of (reg 121) in insn 38:
Processing use of (reg 115 [ hcordic ]) in insn 41:
Processing use of (reg 121) in insn 41:
Processing use of (reg 115 [ hcordic ]) in insn 44:
Processing use of (reg 121) in insn 44:
Processing use of (reg 115 [ hcordic ]) in insn 47:
Processing use of (reg 121) in insn 47:
Processing use of (reg 115 [ hcordic ]) in insn 51:
Processing use of (subreg (reg 127) 0) in insn 51:
  Adding insn 49 to worklist
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 24:
  Adding insn 17 to worklist
Processing use of (reg 115 [ hcordic ]) in insn 24:
Processing use of (subreg (reg 118 [ hcordic_5(D)->State ]) 0) in insn 17:
Processing use of (reg 13 sp) in insn 27:
Processing use of (reg 0 r0) in insn 27:
Processing use of (reg 115 [ hcordic ]) in insn 15:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 113 [ _1 ]) in insn 18:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 115 [ hcordic ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={2d,1u} r115={1d,10u} r118={1d,1u} r121={1d,7u} r127={1d,1u} 
;;    total ref usage 172{116d,56u,0e} in 35{34 regular + 1 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 115 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":202:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 115 [ hcordic ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 65)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":211:3 -1
     (nil))
(debug_insn 13 12 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:3 -1
     (nil))
(insn 15 13 17 3 (set (reg:SI 118 [ hcordic_5(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_5(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 15 18 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 118 [ hcordic_5(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ hcordic_5(D)->State ])
        (nil)))
(insn 18 17 19 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 28)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":235:5 -1
     (nil))
(insn 24 21 25 4 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 32 [0x20])) [0 hcordic_5(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":235:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 25 24 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":238:5 -1
     (nil))
(call_insn 27 25 28 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_MspInit") [flags 0x3]  <function_decl 00000000068b8700 HAL_CORDIC_MspInit>) [0 HAL_CORDIC_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":238:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_MspInit") [flags 0x3]  <function_decl 00000000068b8700 HAL_CORDIC_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 28 27 29 5 5 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:3 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5(D)->ErrorCode+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":246:3 -1
     (nil))
(insn 35 33 36 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_5(D)->pInBuff+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":246:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":247:3 -1
     (nil))
(insn 38 36 39 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_5(D)->pOutBuff+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":247:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":250:3 -1
     (nil))
(insn 41 39 42 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_5(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":250:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 42 41 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":251:3 -1
     (nil))
(insn 44 42 45 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_5(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":251:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 44 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":254:3 -1
     (nil))
(insn 47 45 48 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_5(D)->DMADirection+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":254:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:3 -1
     (nil))
(insn 49 48 51 5 (set (reg:SI 127)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_5(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hcordic ])
            (nil))))
(debug_insn 52 51 4 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":260:3 -1
     (nil))
(insn 4 52 65 5 (set (reg:SI 114 [ <retval> ])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":260:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 7
(code_label 65 4 64 6 6 (nil) [1 uses])
(note 64 65 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 64 53 6 (set (reg:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":207:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 53 5 54 7 4 (nil) [0 uses])
(note 54 53 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 59 54 60 7 (set (reg/i:SI 0 r0)
        (reg:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":261:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ <retval> ])
        (nil)))
(insn 60 59 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":261:1 -1
     (nil))

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=349, decl_uid=8706, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_CORDIC_DeInit (HAL_CORDIC_DeInit, funcdef_no=330, decl_uid=8702, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_CORDIC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={1d,10u} r115={1d,1u} r117={1d,9u} 
;;    total ref usage 159{113d,46u,0e} in 32{31 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 105, 106, 107
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,101] 101[102,102] 102[103,103] 103[104,104] 104[105,105] 105[106,106] 106[107,107] 113[108,109] 114[110,110] 115[111,111] 117[112,112] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[103],103[104]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[103],103[104]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[103],103[104]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d103(bb 0 insn -1) }u3(103){ d104(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[103],103[104]
;; rd  gen 	(2) 100[101],114[110]
;; rd  kill	(3) 100[100,101],114[110]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(6) 0[2],7[9],13[12],102[103],103[104],114[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d9(bb 0 insn -1) }u8(13){ d12(bb 0 insn -1) }u9(102){ d103(bb 0 insn -1) }u10(103){ d104(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 115 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 115 117
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 0[2],7[9],13[12],102[103],103[104],114[110]
;; rd  gen 	(3) 113[108],115[111],117[112]
;; rd  kill	(6) 14[13,14],113[108,109],115[111],117[112]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[9],13[12],102[103],103[104],113[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ d9(bb 0 insn -1) }u33(13){ d12(bb 0 insn -1) }u34(102){ d103(bb 0 insn -1) }u35(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; rd  in  	(6) 0[2],7[9],13[12],102[103],103[104],114[110]
;; rd  gen 	(1) 113[109]
;; rd  kill	(2) 113[108,109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[9],13[12],102[103],103[104],113[109]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d9(bb 0 insn -1) }u37(13){ d12(bb 0 insn -1) }u38(102){ d103(bb 0 insn -1) }u39(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[103],103[104],113[108,109]
;; rd  gen 	(1) 0[0]
;; rd  kill	(3) 0[0,1,2]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[9],13[12],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(0){ d0(bb 5 insn 53) }u43(7){ d9(bb 0 insn -1) }u44(13){ d12(bb 0 insn -1) }u45(102){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[9],13[12],102[103],103[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 53) }
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 54 to worklist
Finished finding needed instructions:
  Adding insn 53 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 53:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
Processing use of (reg 117) in insn 4:
  Adding insn 21 to worklist
Processing use of (reg 0 r0) in insn 54:
Processing use of (reg 114 [ hcordic ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (subreg (reg 115) 0) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 19:
Processing use of (reg 0 r0) in insn 19:
Processing use of (reg 114 [ hcordic ]) in insn 22:
Processing use of (reg 117) in insn 22:
Processing use of (reg 114 [ hcordic ]) in insn 25:
Processing use of (reg 117) in insn 25:
Processing use of (reg 114 [ hcordic ]) in insn 28:
Processing use of (reg 117) in insn 28:
Processing use of (reg 114 [ hcordic ]) in insn 31:
Processing use of (reg 117) in insn 31:
Processing use of (reg 114 [ hcordic ]) in insn 34:
Processing use of (reg 117) in insn 34:
Processing use of (reg 114 [ hcordic ]) in insn 37:
Processing use of (reg 117) in insn 37:
Processing use of (reg 114 [ hcordic ]) in insn 41:
Processing use of (subreg (reg 117) 0) in insn 41:
Processing use of (reg 114 [ hcordic ]) in insn 45:
Processing use of (subreg (reg 117) 0) in insn 45:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 114 [ hcordic ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={1d,10u} r115={1d,1u} r117={1d,9u} 
;;    total ref usage 159{113d,46u,0e} in 32{31 regular + 1 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":269:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 114 [ hcordic ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 332323100 (nil)))
 -> 59)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":278:3 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:3 -1
     (nil))
(insn 14 13 16 3 (set (reg:SI 115)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 14 17 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_3(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":293:3 -1
     (nil))
(call_insn 19 17 20 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_MspDeInit") [flags 0x3]  <function_decl 00000000068b8800 HAL_CORDIC_MspDeInit>) [0 HAL_CORDIC_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":293:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_MspDeInit") [flags 0x3]  <function_decl 00000000068b8800 HAL_CORDIC_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 117)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_3(D)->ErrorCode+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":300:3 -1
     (nil))
(insn 25 23 26 3 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_3(D)->pInBuff+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":300:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":301:3 -1
     (nil))
(insn 28 26 29 3 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_3(D)->pOutBuff+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":301:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":304:3 -1
     (nil))
(insn 31 29 32 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_3(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":304:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":305:3 -1
     (nil))
(insn 34 32 35 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_3(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":305:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":308:3 -1
     (nil))
(insn 37 35 38 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_3(D)->DMADirection+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":308:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 38 37 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":311:3 -1
     (nil))
(insn 41 38 42 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_3(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":311:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 42 41 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":314:3 -1
     (nil))
(insn 45 42 46 3 (set (mem:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 32 [0x20])) [0 hcordic_3(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":314:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(debug_insn 46 45 4 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":317:3 -1
     (nil))
(insn 4 46 59 3 (set (reg:SI 113 [ <retval> ])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":317:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 59 4 58 4 15 (nil) [1 uses])
(note 58 59 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 58 47 4 (set (reg:SI 113 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":274:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 47 5 48 5 14 (nil) [0 uses])
(note 48 47 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 48 54 5 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 54 53 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":318:1 -1
     (nil))

;; Function HAL_CORDIC_Configure (HAL_CORDIC_Configure, funcdef_no=333, decl_uid=8709, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_CORDIC_Configure

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,2u} r115={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={2d,2u} r134={1d,4u} r135={1d,7u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 114{53d,60u,1e} in 48{48 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 115[29,29] 130[30,30] 131[31,31] 132[32,32] 133[33,34] 134[35,35] 135[36,36] 138[37,37] 139[38,38] 140[39,39] 141[40,40] 142[41,41] 143[42,42] 144[43,43] 145[44,44] 146[45,45] 147[46,46] 148[47,47] 149[48,48] 150[49,49] 151[50,50] 152[51,51] 153[52,52] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 134 135 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 134 135 138
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 100[24],113[27],134[35],135[36],138[37]
;; rd  kill	(5) 100[24],113[27],134[35],135[36],138[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[25],103[26],134[35],135[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d25(bb 0 insn -1) }u13(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 114 115 130 133 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 114 115 130 133 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],134[35],135[36]
;; rd  gen 	(19) 114[28],115[29],130[30],133[34],139[38],140[39],141[40],142[41],143[42],144[43],145[44],146[45],147[46],148[47],149[48],150[49],151[50],152[51],153[52]
;; rd  kill	(20) 114[28],115[29],130[30],133[33,34],139[38],140[39],141[40],142[41],143[42],144[43],145[44],146[45],147[46],148[47],149[48],150[49],151[50],152[51],153[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[25],103[26],133[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ d5(bb 0 insn -1) }u43(13){ d6(bb 0 insn -1) }u44(102){ d25(bb 0 insn -1) }u45(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 131 132 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],134[35],135[36]
;; rd  gen 	(3) 131[31],132[32],133[33]
;; rd  kill	(4) 131[31],132[32],133[33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[25],103[26],133[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(7){ d5(bb 0 insn -1) }u51(13){ d6(bb 0 insn -1) }u52(102){ d25(bb 0 insn -1) }u53(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],133[33,34]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ d0(bb 5 insn 64) }u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 64) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 45 to worklist
  Adding insn 28 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
  Adding insn 64 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 64:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 65:
Processing use of (reg 134 [ hcordic ]) in insn 51:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 132 [ _20 ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 134 [ hcordic ]) in insn 53:
Processing use of (reg 131 [ _19 ]) in insn 52:
Processing use of (reg 114 [ _2 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 134 [ hcordic ]) in insn 27:
Processing use of (reg 114 [ _2 ]) in insn 45:
Processing use of (reg 130 [ _18 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 150) in insn 44:
  Adding insn 41 to worklist
Processing use of (reg 153) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 115 [ _3 ]) in insn 43:
Processing use of (reg 152) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 148) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 151 [ sConfig_26(D)->OutSize ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 40:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 146) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 149 [ sConfig_26(D)->InSize ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 38:
Processing use of (reg 144) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 147 [ sConfig_26(D)->NbRead ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 36:
Processing use of (reg 142) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 145 [ sConfig_26(D)->NbWrite ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 34:
Processing use of (reg 139) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 143 [ sConfig_26(D)->Scale ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 32:
Processing use of (reg 140 [ sConfig_26(D)->Function ]) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 141 [ sConfig_26(D)->Precision ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 135 [ sConfig ]) in insn 30:
Processing use of (reg 135 [ sConfig ]) in insn 29:
Processing use of (reg 134 [ hcordic ]) in insn 20:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 113 [ _1 ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (subreg (reg 138 [ hcordic_24(D)->State ]) 0) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Configure

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,2u} r115={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={2d,2u} r134={1d,4u} r135={1d,7u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 114{53d,60u,1e} in 48{48 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 134 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 135 [ sConfig ])
        (reg:SI 1 r1 [ sConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sConfig ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:21 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":563:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":564:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":565:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":566:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":567:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":568:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":569:3 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:3 -1
     (nil))
(insn 20 18 22 2 (set (reg:SI 138 [ hcordic_24(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_24(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 20 23 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ hcordic_24(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ hcordic_24(D)->State ])
        (nil)))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 48)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 -1
     (nil))
(insn 27 26 28 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 134 [ hcordic ]) [3 hcordic_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ hcordic ])
        (nil)))
(insn 28 27 29 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 140 [ sConfig_26(D)->Function ])
        (mem:SI (reg/v/f:SI 135 [ sConfig ]) [1 sConfig_26(D)->Function+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (reg:SI 141 [ sConfig_26(D)->Precision ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 24 [0x18])) [1 sConfig_26(D)->Precision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 139)
        (ior:SI (reg:SI 140 [ sConfig_26(D)->Function ])
            (reg:SI 141 [ sConfig_26(D)->Precision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ sConfig_26(D)->Precision ])
        (expr_list:REG_DEAD (reg:SI 140 [ sConfig_26(D)->Function ])
            (nil))))
(insn 32 31 33 3 (set (reg:SI 143 [ sConfig_26(D)->Scale ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 4 [0x4])) [1 sConfig_26(D)->Scale+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 142)
        (ior:SI (reg:SI 139)
            (reg:SI 143 [ sConfig_26(D)->Scale ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ sConfig_26(D)->Scale ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 34 33 35 3 (set (reg:SI 145 [ sConfig_26(D)->NbWrite ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 16 [0x10])) [1 sConfig_26(D)->NbWrite+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 144)
        (ior:SI (reg:SI 142)
            (reg:SI 145 [ sConfig_26(D)->NbWrite ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ sConfig_26(D)->NbWrite ])
        (expr_list:REG_DEAD (reg:SI 142)
            (nil))))
(insn 36 35 37 3 (set (reg:SI 147 [ sConfig_26(D)->NbRead ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 20 [0x14])) [1 sConfig_26(D)->NbRead+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:SI 146)
        (ior:SI (reg:SI 144)
            (reg:SI 147 [ sConfig_26(D)->NbRead ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ sConfig_26(D)->NbRead ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 38 37 39 3 (set (reg:SI 149 [ sConfig_26(D)->InSize ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 8 [0x8])) [1 sConfig_26(D)->InSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 3 (set (reg:SI 148)
        (ior:SI (reg:SI 146)
            (reg:SI 149 [ sConfig_26(D)->InSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ sConfig_26(D)->InSize ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(insn 40 39 41 3 (set (reg:SI 151 [ sConfig_26(D)->OutSize ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 12 [0xc])) [1 sConfig_26(D)->OutSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ sConfig ])
        (nil)))
(insn 41 40 42 3 (set (reg:SI 150)
        (ior:SI (reg:SI 148)
            (reg:SI 151 [ sConfig_26(D)->OutSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ sConfig_26(D)->OutSize ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))
(insn 42 41 43 3 (set (reg:SI 152)
        (const_int -7866368 [0xffffffffff87f800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 3 (set (reg:SI 153)
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int -7866368 [0xffffffffff87f800]))
                (nil)))))
(insn 44 43 45 3 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 150)
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))
(insn 45 44 5 3 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CSR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 5 45 48 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 48 5 49 4 21 (nil) [1 uses])
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:5 -1
     (nil))
(insn 51 50 52 4 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_24(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 4 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 53 52 54 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(debug_insn 54 53 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:5 -1
     (nil))
(debug_insn 55 54 6 4 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:12 -1
     (nil))
(insn 6 55 56 4 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 56 6 57 5 22 (nil) [0 uses])
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 5 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 59 58 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":591:3 -1
     (nil))
(insn 64 59 65 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":592:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 65 64 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":592:1 -1
     (nil))

;; Function HAL_CORDIC_Calculate (HAL_CORDIC_Calculate, funcdef_no=334, decl_uid=8715, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 41 count 43 (  1.5)


HAL_CORDIC_Calculate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,27u} r12={4d} r13={1d,29u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,27u} r103={1d,27u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={2d,6u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r134={1d,1u} r135={2d,14u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r148={4d,12u} r149={1d,1u} r151={4d,2u} r152={1d,14u} r153={1d,7u} r154={3d,15u} r155={1d,2u} r156={1d,2u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 491{252d,238u,1e} in 198{196 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 196, 197, 198, 199, 200, 201
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,191] 101[192,193] 102[194,194] 103[195,195] 104[196,197] 105[198,199] 106[200,201] 113[202,202] 114[203,203] 115[204,204] 117[205,205] 119[206,206] 120[207,207] 121[208,208] 122[209,210] 124[211,211] 125[212,212] 128[213,213] 130[214,214] 131[215,215] 134[216,216] 135[217,218] 136[219,219] 138[220,220] 140[221,221] 142[222,222] 144[223,223] 146[224,224] 148[225,228] 149[229,229] 151[230,233] 152[234,234] 153[235,235] 154[236,238] 155[239,239] 156[240,240] 159[241,241] 160[242,242] 161[243,243] 163[244,244] 164[245,245] 165[246,246] 166[247,247] 167[248,248] 169[249,249] 170[250,250] 171[251,251] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d194(102){ }d195(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[194],103[195]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[194],103[195]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d194(bb 0 insn -1) }u3(103){ d195(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 152 153 154 155 156
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 152 153 154 155 156
;; live  kill	
;; rd  in  	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[194],103[195]
;; rd  gen 	(6) 100[191],152[234],153[235],154[238],155[239],156[240]
;; rd  kill	(23) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],152[234],153[235],154[236,237,238],155[239],156[240]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; rd  out 	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d13(bb 0 insn -1) }u15(13){ d18(bb 0 insn -1) }u16(102){ d194(bb 0 insn -1) }u17(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(1) 100[190]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; rd  out 	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d13(bb 0 insn -1) }u21(13){ d18(bb 0 insn -1) }u22(102){ d194(bb 0 insn -1) }u23(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(1) 100[189]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; rd  out 	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 3 2 4 )->[5]->( 27 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d13(bb 0 insn -1) }u27(13){ d18(bb 0 insn -1) }u28(102){ d194(bb 0 insn -1) }u29(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 113 114 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 113 114 151
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(3) 113[202],114[203],151[233]
;; rd  kill	(6) 113[202],114[203],151[230,231,232,233]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; rd  out 	(5) 7[13],13[18],102[194],103[195],151[233]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 4 )->[6]->( 7 26 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d13(bb 0 insn -1) }u35(13){ d18(bb 0 insn -1) }u36(102){ d194(bb 0 insn -1) }u37(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 151 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	 100 [cc] 151 159
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(3) 100[188],151[230],159[241]
;; rd  kill	(21) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],151[230,231,232,233],159[241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; rd  out 	(10) 7[13],13[18],102[194],103[195],151[230],152[234],153[235],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ d13(bb 0 insn -1) }u43(13){ d18(bb 0 insn -1) }u44(102){ d194(bb 0 insn -1) }u45(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 124 125 135 160 161 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; live  gen 	 0 [r0] 100 [cc] 121 124 125 135 160 161 163
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[13],13[18],102[194],103[195],151[230],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(9) 0[2],100[186],121[208],124[211],125[212],135[218],160[242],161[243],163[244]
;; rd  kill	(31) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],121[208],124[211],125[212],135[217,218],160[242],161[243],163[244]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; rd  out 	(12) 7[13],13[18],102[194],103[195],121[208],135[218],151[230],152[234],153[235],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ d13(bb 0 insn -1) }u64(13){ d18(bb 0 insn -1) }u65(102){ d194(bb 0 insn -1) }u66(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  gen 	 148
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[194],103[195],121[208],135[218],151[230],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(1) 148[228]
;; rd  kill	(4) 148[225,226,227,228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; rd  out 	(12) 7[13],13[18],102[194],103[195],121[208],135[218],148[228],151[230],152[234],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ d13(bb 0 insn -1) }u69(13){ d18(bb 0 insn -1) }u70(102){ d194(bb 0 insn -1) }u71(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 153
;; lr  def 	 128 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  gen 	 128 148
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[194],103[195],121[208],135[218],151[230],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(2) 128[213],148[227]
;; rd  kill	(5) 128[213],148[225,226,227,228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; rd  out 	(12) 7[13],13[18],102[194],103[195],121[208],135[218],148[227],151[230],152[234],154[238],155[239],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 9 8 )->[10]->( 11 23 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ d13(bb 0 insn -1) }u78(13){ d18(bb 0 insn -1) }u79(102){ d194(bb 0 insn -1) }u80(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  gen 	 100 [cc] 122
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[194],103[195],121[208],135[218],148[227,228],151[230],152[234],154[238],155[239],156[240]
;; rd  gen 	(2) 100[185],122[210]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],122[209,210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(13) 7[13],13[18],102[194],103[195],121[208],122[210],135[218],148[227,228],151[230],152[234],154[238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 10 22 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(7){ d13(bb 0 insn -1) }u89(13){ d18(bb 0 insn -1) }u90(102){ d194(bb 0 insn -1) }u91(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148
;; lr  def 	 100 [cc] 130 131 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 130 131 164
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226,227,228],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(4) 100[184],130[214],131[215],164[245]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],130[214],131[215],164[245]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(19) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226,227,228],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ d13(bb 0 insn -1) }u104(13){ d18(bb 0 insn -1) }u105(102){ d194(bb 0 insn -1) }u106(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 148
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226,227,228],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(1) 148[226]
;; rd  kill	(4) 148[225,226,227,228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(16) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u108(7){ d13(bb 0 insn -1) }u109(13){ d18(bb 0 insn -1) }u110(102){ d194(bb 0 insn -1) }u111(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148
;; lr  def 	 134 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 134 148
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226,227,228],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(2) 134[216],148[225]
;; rd  kill	(5) 134[216],148[225,226,227,228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(16) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 13 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(7){ d13(bb 0 insn -1) }u118(13){ d18(bb 0 insn -1) }u119(102){ d194(bb 0 insn -1) }u120(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(1) 100[183]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 14 15 )->[15]->( 15 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(7){ d13(bb 0 insn -1) }u125(13){ d18(bb 0 insn -1) }u126(102){ d194(bb 0 insn -1) }u127(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 149
;; live  kill	
;; rd  in  	(20) 7[13],13[18],100[182,183],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],149[229],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(2) 100[182],149[229]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],149[229]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 14 17 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u131(7){ d13(bb 0 insn -1) }u132(13){ d18(bb 0 insn -1) }u133(102){ d194(bb 0 insn -1) }u134(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  gen 	 0 [r0] 100 [cc] 115 165
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(4) 0[1],100[180],115[204],165[246]
;; rd  kill	(25) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],115[204],165[246]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; rd  out 	(15) 7[13],13[18],102[194],103[195],121[208],122[209,210],148[225,226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 16 )->[17]->( 16 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u142(7){ d13(bb 0 insn -1) }u143(13){ d18(bb 0 insn -1) }u144(102){ d194(bb 0 insn -1) }u145(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 117 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  gen 	 100 [cc] 117 135
;; live  kill	
;; rd  in  	(19) 0[1],7[13],13[18],100[180],102[194],103[195],115[204],121[208],122[209,210],148[225,226],151[230],152[234],154[236,237,238],156[240],165[246]
;; rd  gen 	(3) 100[179],117[205],135[217]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],117[205],135[217,218]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(16) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217],148[225,226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 16 )->[18]->( 27 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u150(7){ d13(bb 0 insn -1) }u151(13){ d18(bb 0 insn -1) }u152(102){ d194(bb 0 insn -1) }u153(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 166 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152
;; live  gen 	 166 167
;; live  kill	
;; rd  in  	(15) 7[13],13[18],102[194],103[195],121[208],122[209,210],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(2) 166[247],167[248]
;; rd  kill	(2) 166[247],167[248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; rd  out 	(5) 7[13],13[18],102[194],103[195],151[230]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 15 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u158(7){ d13(bb 0 insn -1) }u159(13){ d18(bb 0 insn -1) }u160(102){ d194(bb 0 insn -1) }u161(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 100 [cc] 136 138 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 136 138 169
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(4) 100[178],136[219],138[220],169[249]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],136[219],138[220],169[249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u170(7){ d13(bb 0 insn -1) }u171(13){ d18(bb 0 insn -1) }u172(102){ d194(bb 0 insn -1) }u173(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 154
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(1) 154[237]
;; rd  kill	(3) 154[236,237,238]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(15) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[237],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u175(7){ d13(bb 0 insn -1) }u176(13){ d18(bb 0 insn -1) }u177(102){ d194(bb 0 insn -1) }u178(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 140 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 140 154
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(2) 140[221],154[236]
;; rd  kill	(4) 140[221],154[236,237,238]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(15) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 21 20 )->[22]->( 11 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u184(7){ d13(bb 0 insn -1) }u185(13){ d18(bb 0 insn -1) }u186(102){ d194(bb 0 insn -1) }u187(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 122
;; live  kill	
;; rd  in  	(16) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226],151[230],152[234],154[236,237],156[240]
;; rd  gen 	(2) 100[177],122[209]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],122[209,210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; rd  out 	(15) 7[13],13[18],102[194],103[195],121[208],122[209],135[217,218],148[225,226],151[230],152[234],154[236,237],156[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 10 22 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u195(7){ d13(bb 0 insn -1) }u196(13){ d18(bb 0 insn -1) }u197(102){ d194(bb 0 insn -1) }u198(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 100 [cc] 142 144 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  gen 	 100 [cc] 142 144 170
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[194],103[195],121[208],122[209,210],135[217,218],148[225,226,227,228],151[230],152[234],154[236,237,238],156[240]
;; rd  gen 	(4) 100[176],142[222],144[223],170[250]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],142[222],144[223],170[250]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; rd  out 	(10) 7[13],13[18],102[194],103[195],135[217,218],152[234],154[236,237,238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u208(7){ d13(bb 0 insn -1) }u209(13){ d18(bb 0 insn -1) }u210(102){ d194(bb 0 insn -1) }u211(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  gen 	 146
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],135[217,218],152[234],154[236,237,238]
;; rd  gen 	(1) 146[224]
;; rd  kill	(1) 146[224]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; rd  out 	(5) 7[13],13[18],102[194],103[195],152[234]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 24 23 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u215(7){ d13(bb 0 insn -1) }u216(13){ d18(bb 0 insn -1) }u217(102){ d194(bb 0 insn -1) }u218(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 151 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 151 171
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],135[217,218],152[234],154[236,237,238]
;; rd  gen 	(2) 151[232],171[251]
;; rd  kill	(5) 151[230,231,232,233],171[251]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; rd  out 	(5) 7[13],13[18],102[194],103[195],151[232]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u221(7){ d13(bb 0 insn -1) }u222(13){ d18(bb 0 insn -1) }u223(102){ d194(bb 0 insn -1) }u224(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 119 120 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 119 120 151
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],151[230],152[234],153[235],154[238],155[239],156[240]
;; rd  gen 	(3) 119[206],120[207],151[231]
;; rd  kill	(6) 119[206],120[207],151[230,231,232,233]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; rd  out 	(5) 7[13],13[18],102[194],103[195],151[231]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 5 18 25 26 )->[27]->( 1 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u229(7){ d13(bb 0 insn -1) }u230(13){ d18(bb 0 insn -1) }u231(102){ d194(bb 0 insn -1) }u232(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],151[230,231,232,233]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 27 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u235(0){ d0(bb 27 insn 274) }u236(7){ d13(bb 0 insn -1) }u237(13){ d18(bb 0 insn -1) }u238(102){ d194(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[194],103[195]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 27 insn 274) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 81 to worklist
  Adding insn 97 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 108 to worklist
  Adding insn 124 to worklist
  Adding insn 132 to worklist
  Adding insn 144 to worklist
  Adding insn 139 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 167 to worklist
  Adding insn 163 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 224 to worklist
  Adding insn 241 to worklist
  Adding insn 238 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
  Adding insn 255 to worklist
  Adding insn 264 to worklist
  Adding insn 262 to worklist
  Adding insn 275 to worklist
Finished finding needed instructions:
  Adding insn 274 to worklist
Processing use of (reg 151 [ <retval> ]) in insn 274:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 43 to worklist
Processing use of (subreg (reg 159 [ hcordic_21(D)->State ]) 0) in insn 43:
Processing use of (reg 0 r0) in insn 275:
Processing use of (reg 152 [ hcordic ]) in insn 262:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ _10 ]) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 152 [ hcordic ]) in insn 264:
Processing use of (reg 119 [ _9 ]) in insn 263:
Processing use of (reg 152 [ hcordic ]) in insn 255:
Processing use of (subreg (reg 171) 0) in insn 255:
  Adding insn 253 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 244:
  Adding insn 63 to worklist
  Adding insn 161 to worklist
Processing use of (reg 152 [ hcordic ]) in insn 161:
Processing use of (reg 152 [ hcordic ]) in insn 63:
Processing use of (reg 146 [ _68 ]) in insn 245:
Processing use of (reg 154 [ pOutBuff ]) in insn 245:
  Adding insn 4 to worklist
  Adding insn 200 to worklist
  Adding insn 209 to worklist
Processing use of (reg 154 [ pOutBuff ]) in insn 209:
Processing use of (reg 154 [ pOutBuff ]) in insn 200:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 232:
Processing use of (reg 142 [ _63 ]) in insn 233:
Processing use of (reg 154 [ pOutBuff ]) in insn 233:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 238:
Processing use of (reg 100 cc) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 170) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 144 [ _66 ]) in insn 239:
Processing use of (reg 100 cc) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 122 [ index ]) in insn 223:
  Adding insn 217 to worklist
Processing use of (reg 122 [ index ]) in insn 217:
  Adding insn 91 to worklist
Processing use of (reg 155 [ NbCalc ]) in insn 91:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 206:
Processing use of (reg 140 [ _59 ]) in insn 207:
Processing use of (reg 154 [ pOutBuff ]) in insn 207:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 190:
Processing use of (reg 136 [ _54 ]) in insn 191:
Processing use of (reg 154 [ pOutBuff ]) in insn 191:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 195:
Processing use of (reg 100 cc) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 169) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 138 [ _57 ]) in insn 196:
Processing use of (reg 152 [ hcordic ]) in insn 175:
Processing use of (reg 166) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 152 [ hcordic ]) in insn 179:
Processing use of (subreg (reg 167) 0) in insn 179:
  Adding insn 177 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 163:
Processing use of (reg 100 cc) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 117 [ _7 ]) in insn 166:
Processing use of (reg 13 sp) in insn 155:
Processing use of (reg 100 cc) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 156 [ Timeout ]) in insn 158:
  Adding insn 6 to worklist
Processing use of (reg 165) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 115 [ _4 ]) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 121 [ tickstart ]) in insn 157:
  Adding insn 56 to worklist
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 0 r0) in insn 156:
Processing use of (reg 103 afp) in insn 6:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 139:
Processing use of (reg 100 cc) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 149 [ _93 ]) in insn 143:
Processing use of (reg 100 cc) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 156 [ Timeout ]) in insn 131:
Processing use of (reg 134 [ _51 ]) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 124:
Processing use of (reg 148 [ p_tmp_in_buff ]) in insn 123:
  Adding insn 74 to worklist
  Adding insn 83 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
Processing use of (reg 148 [ p_tmp_in_buff ]) in insn 126:
Processing use of (reg 148 [ p_tmp_in_buff ]) in insn 117:
Processing use of (reg 153 [ pInBuff ]) in insn 83:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 153 [ pInBuff ]) in insn 74:
Processing use of (reg 130 [ _46 ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 108:
Processing use of (reg 148 [ p_tmp_in_buff ]) in insn 107:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 112:
Processing use of (reg 100 cc) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 164) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 131 [ _48 ]) in insn 113:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 122 [ index ]) in insn 96:
Processing use of (reg 128 [ _42 ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 81:
Processing use of (reg 153 [ pInBuff ]) in insn 80:
Processing use of (reg 152 [ hcordic ]) in insn 49:
Processing use of (reg 160) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 152 [ hcordic ]) in insn 53:
Processing use of (subreg (reg 161) 0) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 13 sp) in insn 55:
Processing use of (reg 124 [ _37 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 135 [ prephitmp_53 ]) in insn 65:
Processing use of (reg 153 [ pInBuff ]) in insn 64:
Processing use of (reg 135 [ prephitmp_53 ]) in insn 69:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 163) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 125 [ _39 ]) in insn 70:
Processing use of (reg 152 [ hcordic ]) in insn 41:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 151 [ <retval> ]) in insn 44:
Processing use of (reg 152 [ hcordic ]) in insn 31:
Processing use of (reg 114 [ _2 ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 152 [ hcordic ]) in insn 33:
Processing use of (reg 113 [ _1 ]) in insn 32:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 155 [ NbCalc ]) in insn 26:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 154 [ pOutBuff ]) in insn 23:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 153 [ pInBuff ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,27u} r12={4d} r13={1d,29u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,27u} r103={1d,27u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={2d,6u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r134={1d,1u} r135={2d,14u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r148={4d,12u} r149={1d,1u} r151={4d,2u} r152={1d,14u} r153={1d,7u} r154={3d,15u} r155={1d,2u} r156={1d,2u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 491{252d,238u,1e} in 198{196 regular + 2 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 152 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 153 [ pInBuff ])
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 154 [ pOutBuff ])
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 155 [ NbCalc ])
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 156 [ Timeout ])
        (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])
        (nil)))
(note 7 6 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 7 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":608:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":609:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":610:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI p_tmp_in_buff (reg/v/f:SI 153 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":610:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":611:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":611:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 153 [ pInBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 154 [ pOutBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ NbCalc ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 37)
(code_label 28 27 29 5 31 (nil) [2 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:5 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 33 32 34 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 34 33 8 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":620:5 -1
     (nil))
(insn 8 34 37 5 (set (reg:SI 151 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":620:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 27
(code_label 37 8 38 6 32 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:3 -1
     (nil))
(insn 41 39 43 6 (set (reg:SI 159 [ hcordic_21(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 44 6 (set (reg:SI 151 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 159 [ hcordic_21(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 159 [ hcordic_21(D)->State ])
        (nil)))
(insn 44 43 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 259)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 259)
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:5 -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 160)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:5 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 161)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 54 53 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:5 -1
     (nil))
(call_insn 55 54 56 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 56 55 57 7 (set (reg/v:SI 121 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 57 56 58 7 (var_location:SI tickstart (reg/v:SI 121 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI hcordic (reg/v/f:SI 152 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 60 59 61 7 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 135 [ prephitmp_53 ])
        (mem/f:SI (reg/v/f:SI 152 [ hcordic ]) [3 hcordic_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 124 [ _37 ])
        (mem:SI (reg/v/f:SI 153 [ pInBuff ]) [1 *pInBuff_18(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 7 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 _36->WDATA+0 S4 A32])
        (reg:SI 124 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _37 ])
        (nil)))
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 153 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 69 68 70 7 (set (reg:SI 125 [ _39 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 _36->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:SI 163)
        (and:SI (reg:SI 125 [ _39 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _39 ])
        (nil)))
(insn 71 70 72 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 77 8 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 153 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pInBuff ])
        (nil)))
      ; pc falls through to BB 10
(code_label 77 74 78 9 35 (nil) [1 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 128 [ _42 ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_18(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 _36->WDATA+0 S4 A32])
        (reg:SI 128 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _42 ])
        (nil)))
(debug_insn 82 81 83 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 83 82 84 9 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 153 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pInBuff ])
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 85 84 86 10 36 (nil) [0 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 -1
     (nil))
(insn 91 90 92 10 (set (reg/v:SI 122 [ index ])
        (plus:SI (reg/v:SI 155 [ NbCalc ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 155 [ NbCalc ])
        (nil)))
(debug_insn 92 91 93 10 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI index (reg/v:SI 122 [ index ])) -1
     (nil))
(debug_insn 95 94 96 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:33 -1
     (nil))
(insn 96 95 97 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ index ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 222 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 225)
(code_label 222 97 98 11 46 (nil) [1 uses])
(note 98 222 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 11 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 100 99 101 11 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI index (reg/v:SI 122 [ index ])) -1
     (nil))
(debug_insn 102 101 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 106 105 107 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 107 106 108 11 (set (reg:SI 130 [ _46 ])
        (mem:SI (reg/v/f:SI 148 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_103+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 11 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 prephitmp_53->WDATA+0 S4 A32])
        (reg:SI 130 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _46 ])
        (nil)))
(debug_insn 109 108 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 110 109 111 11 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 111 110 112 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 112 111 113 11 (set (reg:SI 131 [ _48 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_53->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 11 (set (reg:SI 164)
        (and:SI (reg:SI 131 [ _48 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _48 ])
        (nil)))
(insn 114 113 115 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 115 114 116 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 120)
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 120 12 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 14
(code_label 120 117 121 13 38 (nil) [1 uses])
(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 123 122 124 13 (set (reg:SI 134 [ _51 ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_103 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 13 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 prephitmp_53->WDATA+0 S4 A32])
        (reg:SI 134 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _51 ])
        (nil)))
(debug_insn 125 124 126 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 126 125 127 13 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 127 126 128 13 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 128 127 129 14 39 (nil) [0 uses])
(note 129 128 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 14 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(insn 131 130 132 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 156 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 132 131 140 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 148)
(code_label 140 132 133 15 41 (nil) [1 uses])
(note 133 140 134 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 135 134 136 15 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 136 135 137 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":646:7 -1
     (nil))
(debug_insn 137 136 138 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":649:9 -1
     (nil))
(debug_insn 138 137 139 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:15 -1
     (nil))
(insn 139 138 143 15 (set (reg:SI 149 [ _93 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_53->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 139 144 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ _93 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _93 ])
        (nil)))
(jump_insn 144 143 148 15 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 140)
      ; pc falls through to BB 19
(code_label 148 144 149 16 40 (nil) [2 uses])
(note 149 148 150 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 16 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 151 150 152 16 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 152 151 153 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":646:7 -1
     (nil))
(debug_insn 153 152 154 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":649:9 -1
     (nil))
(debug_insn 154 153 155 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:11 -1
     (nil))
(call_insn 155 154 156 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 156 155 157 16 (set (reg:SI 115 [ _4 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 157 156 158 16 (set (reg:SI 165)
        (minus:SI (reg:SI 115 [ _4 ])
            (reg/v:SI 121 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 158 157 159 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165)
            (reg/v:SI 156 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 159 158 160 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 171)
(note 160 159 161 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 162 17 (set (reg/f:SI 135 [ prephitmp_53 ])
        (mem/f:SI (reg/v/f:SI 152 [ hcordic ]) [3 hcordic_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 162 161 163 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:15 -1
     (nil))
(insn 163 162 166 17 (set (reg:SI 117 [ _7 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 pretmp_100->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 163 167 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _7 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(jump_insn 167 166 171 17 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 148)
      ; pc falls through to BB 19
(code_label 171 167 172 18 43 (nil) [1 uses])
(note 172 171 173 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:13 -1
     (nil))
(insn 174 173 175 18 (set (reg:SI 166)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 176 175 177 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:13 -1
     (nil))
(insn 177 176 179 18 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 177 180 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
            (nil))))
(debug_insn 180 179 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":660:13 -1
     (nil))
      ; pc falls through to BB 27
(code_label 183 180 184 19 42 (nil) [0 uses])
(note 184 183 185 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 186 185 187 19 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 187 186 188 19 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 188 187 189 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 189 188 190 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 190 189 191 19 (set (reg:SI 136 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_86->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (mem:SI (reg/v/f:SI 154 [ pOutBuff ]) [1 *p_tmp_out_buff_89+0 S4 A32])
        (reg:SI 136 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _54 ])
        (nil)))
(debug_insn 192 191 193 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 193 192 194 19 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 194 193 195 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 195 194 196 19 (set (reg:SI 138 [ _57 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_86->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 19 (set (reg:SI 169)
        (and:SI (reg:SI 138 [ _57 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _57 ])
        (nil)))
(insn 197 196 198 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 198 197 199 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 203)
(note 199 198 200 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 203 20 (set (reg/v/f:SI 154 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 22
(code_label 203 200 204 21 44 (nil) [1 uses])
(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 206 205 207 21 (set (reg:SI 140 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_86->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 21 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_89 + 4B]+0 S4 A32])
        (reg:SI 140 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _59 ])
        (nil)))
(debug_insn 208 207 209 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 209 208 210 21 (set (reg/v/f:SI 154 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 210 209 211 21 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 211 210 212 22 45 (nil) [0 uses])
(note 212 211 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 22 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 214 213 215 22 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 215 214 216 22 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 216 215 217 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:45 -1
     (nil))
(insn 217 216 218 22 (set (reg/v:SI 122 [ index ])
        (plus:SI (reg/v:SI 122 [ index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:50 7 {*arm_addsi3}
     (nil))
(debug_insn 218 217 219 22 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 219 218 220 22 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 220 219 221 22 (var_location:SI index (reg/v:SI 122 [ index ])) -1
     (nil))
(debug_insn 221 220 223 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:33 -1
     (nil))
(insn 223 221 224 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ index ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 224 223 225 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 222)
(code_label 225 224 226 23 37 (nil) [1 uses])
(note 226 225 227 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 227 226 228 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 228 227 229 23 (var_location:SI hcordic (reg/v/f:SI 152 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 229 228 230 23 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 230 229 231 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 231 230 232 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 232 231 233 23 (set (reg:SI 142 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_90->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 23 (set (mem:SI (reg/v/f:SI 154 [ pOutBuff ]) [1 *p_tmp_out_buff_98+0 S4 A32])
        (reg:SI 142 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _63 ])
        (nil)))
(debug_insn 234 233 235 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 235 234 236 23 (var_location:SI D#1 (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 236 235 237 23 (var_location:SI p_tmp_out_buff (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 237 236 238 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 238 237 239 23 (set (reg:SI 144 [ _66 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_90->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 240 23 (set (reg:SI 170)
        (and:SI (reg:SI 144 [ _66 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _66 ])
        (nil)))
(insn 240 239 241 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 241 240 242 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 248)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 248)
(note 242 241 243 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 244 243 245 24 (set (reg:SI 146 [ _68 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_90->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ prephitmp_53 ])
        (nil)))
(insn 245 244 246 24 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_98 + 4B]+0 S4 A32])
        (reg:SI 146 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ pOutBuff ])
        (expr_list:REG_DEAD (reg:SI 146 [ _68 ])
            (nil))))
(debug_insn 246 245 247 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(debug_insn 247 246 248 24 (var_location:SI p_tmp_out_buff (plus:SI (debug_expr:SI D#1)
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 248 247 249 25 47 (nil) [1 uses])
(note 249 248 250 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 25 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 251 250 252 25 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 252 251 253 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:5 -1
     (nil))
(insn 253 252 255 25 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 253 256 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
            (nil))))
(debug_insn 256 255 9 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":676:5 -1
     (nil))
(insn 9 256 259 25 (set (reg:SI 151 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":676:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 27
(code_label 259 9 260 26 34 (nil) [1 uses])
(note 260 259 261 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:5 -1
     (nil))
(insn 262 261 263 26 (set (reg:SI 119 [ _9 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 262 264 26 (set (reg:SI 120 [ _10 ])
        (ior:SI (reg:SI 119 [ _9 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(insn 264 263 265 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 120 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
            (nil))))
(debug_insn 265 264 10 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":684:5 -1
     (nil))
(insn 10 265 266 26 (set (reg:SI 151 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":684:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 266 10 267 27 33 (nil) [0 uses])
(note 267 266 268 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 268 267 269 27 (var_location:SI p_tmp_in_buff (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 269 268 274 27 (var_location:SI p_tmp_out_buff (clobber (const_int 0 [0]))) -1
     (nil))
(insn 274 269 275 27 (set (reg/i:SI 0 r0)
        (reg:SI 151 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":686:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151 [ <retval> ])
        (nil)))
(insn 275 274 0 27 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":686:1 -1
     (nil))

;; Function HAL_CORDIC_CalculateZO (HAL_CORDIC_CalculateZO, funcdef_no=335, decl_uid=8721, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 33 n_edges 47 count 52 (  1.6)


HAL_CORDIC_CalculateZO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,32u} r12={4d} r13={1d,34u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={17d,15u} r101={2d} r102={1d,32u} r103={1d,32u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={6d,21u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={3d,10u} r148={2d,18u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={4d,2u} r160={1d,14u} r161={1d,7u} r162={5d,24u} r163={1d,2u} r164={1d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} 
;;    total ref usage 556{264d,291u,1e} in 245{243 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 197, 198, 199, 200, 201, 202
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,192] 101[193,194] 102[195,195] 103[196,196] 104[197,198] 105[199,200] 106[201,202] 113[203,203] 114[204,204] 115[205,205] 117[206,206] 118[207,207] 119[208,213] 120[214,214] 122[215,215] 123[216,216] 126[217,217] 128[218,218] 130[219,219] 132[220,220] 135[221,221] 136[222,222] 139[223,223] 140[224,224] 141[225,225] 143[226,226] 145[227,227] 147[228,230] 148[231,232] 150[233,233] 152[234,234] 153[235,235] 155[236,236] 157[237,237] 159[238,241] 160[242,242] 161[243,243] 162[244,248] 163[249,249] 164[250,250] 167[251,251] 168[252,252] 169[253,253] 171[254,254] 172[255,255] 173[256,256] 174[257,257] 175[258,258] 176[259,259] 177[260,260] 178[261,261] 180[262,262] 181[263,263] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d195(102){ }d196(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[195],103[196]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[195],103[196]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[195],103[196]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d195(bb 0 insn -1) }u3(103){ d196(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 160 161 162 163 164
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 160 161 162 163 164
;; live  kill	
;; rd  in  	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[195],103[196]
;; rd  gen 	(6) 100[192],160[242],161[243],162[248],163[249],164[250]
;; rd  kill	(26) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],160[242],161[243],162[244,245,246,247,248],163[249],164[250]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; rd  out 	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d13(bb 0 insn -1) }u15(13){ d18(bb 0 insn -1) }u16(102){ d195(bb 0 insn -1) }u17(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(1) 100[191]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; rd  out 	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d13(bb 0 insn -1) }u21(13){ d18(bb 0 insn -1) }u22(102){ d195(bb 0 insn -1) }u23(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(1) 100[190]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; rd  out 	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 3 2 4 )->[5]->( 32 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d13(bb 0 insn -1) }u27(13){ d18(bb 0 insn -1) }u28(102){ d195(bb 0 insn -1) }u29(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 113 114 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 113 114 159
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(3) 113[203],114[204],159[241]
;; rd  kill	(6) 113[203],114[204],159[238,239,240,241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[13],13[18],102[195],103[196],159[241]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 4 )->[6]->( 7 31 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d13(bb 0 insn -1) }u35(13){ d18(bb 0 insn -1) }u36(102){ d195(bb 0 insn -1) }u37(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 159 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	 100 [cc] 159 167
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[195],103[196],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(3) 100[189],159[238],167[251]
;; rd  kill	(22) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],159[238,239,240,241],167[251]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; rd  out 	(10) 7[13],13[18],102[195],103[196],159[238],160[242],161[243],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ d13(bb 0 insn -1) }u43(13){ d18(bb 0 insn -1) }u44(102){ d195(bb 0 insn -1) }u45(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 122 123 148 168 169 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; live  gen 	 0 [r0] 100 [cc] 120 122 123 148 168 169 171
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[13],13[18],102[195],103[196],159[238],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(9) 0[2],100[187],120[214],122[215],123[216],148[232],168[252],169[253],171[254]
;; rd  kill	(32) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],120[214],122[215],123[216],148[231,232],168[252],169[253],171[254]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; rd  out 	(12) 7[13],13[18],102[195],103[196],120[214],148[232],159[238],160[242],161[243],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ d13(bb 0 insn -1) }u64(13){ d18(bb 0 insn -1) }u65(102){ d195(bb 0 insn -1) }u66(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  gen 	 119
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[195],103[196],120[214],148[232],159[238],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(1) 119[213]
;; rd  kill	(6) 119[208,209,210,211,212,213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; rd  out 	(12) 7[13],13[18],102[195],103[196],119[213],120[214],148[232],159[238],160[242],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ d13(bb 0 insn -1) }u69(13){ d18(bb 0 insn -1) }u70(102){ d195(bb 0 insn -1) }u71(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 161
;; lr  def 	 119 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  gen 	 119 126
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[195],103[196],120[214],148[232],159[238],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(2) 119[212],126[217]
;; rd  kill	(7) 119[208,209,210,211,212,213],126[217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; rd  out 	(12) 7[13],13[18],102[195],103[196],119[212],120[214],148[232],159[238],160[242],162[248],163[249],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 9 8 )->[10]->( 11 28 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ d13(bb 0 insn -1) }u78(13){ d18(bb 0 insn -1) }u79(102){ d195(bb 0 insn -1) }u80(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  gen 	 100 [cc] 147
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[195],103[196],119[212,213],120[214],148[232],159[238],160[242],162[248],163[249],164[250]
;; rd  gen 	(2) 100[186],147[230]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],147[228,229,230]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(13) 7[13],13[18],102[195],103[196],119[212,213],120[214],147[230],148[232],159[238],160[242],162[248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 10 )->[11]->( 12 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(7){ d13(bb 0 insn -1) }u89(13){ d18(bb 0 insn -1) }u90(102){ d195(bb 0 insn -1) }u91(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[195],103[196],119[212,213],120[214],147[230],148[232],159[238],160[242],162[248],164[250]
;; rd  gen 	(1) 100[185]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(13) 7[13],13[18],102[195],103[196],119[212,213],120[214],147[230],148[232],159[238],160[242],162[248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 11 18 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ d13(bb 0 insn -1) }u95(13){ d18(bb 0 insn -1) }u96(102){ d195(bb 0 insn -1) }u97(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 100 [cc] 140 150 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 140 150 172
;; live  kill	
;; rd  in  	(19) 7[13],13[18],100[182],102[195],103[196],119[210,211,212,213],120[214],147[229,230],148[232],159[238],160[242],162[246,247,248],164[250]
;; rd  gen 	(4) 100[184],140[224],150[233],172[255]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],140[224],150[233],172[255]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(15) 7[13],13[18],102[195],103[196],119[210,211,212,213],147[229,230],148[232],160[242],162[246,247,248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u109(7){ d13(bb 0 insn -1) }u110(13){ d18(bb 0 insn -1) }u111(102){ d195(bb 0 insn -1) }u112(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 119
;; live  kill	
;; rd  in  	(15) 7[13],13[18],102[195],103[196],119[210,211,212,213],147[229,230],148[232],160[242],162[246,247,248]
;; rd  gen 	(1) 119[211]
;; rd  kill	(6) 119[208,209,210,211,212,213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(12) 7[13],13[18],102[195],103[196],119[211],147[229,230],148[232],160[242],162[246,247,248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(7){ d13(bb 0 insn -1) }u115(13){ d18(bb 0 insn -1) }u116(102){ d195(bb 0 insn -1) }u117(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 119 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 119 152
;; live  kill	
;; rd  in  	(15) 7[13],13[18],102[195],103[196],119[210,211,212,213],147[229,230],148[232],160[242],162[246,247,248]
;; rd  gen 	(2) 119[210],152[234]
;; rd  kill	(7) 119[208,209,210,211,212,213],152[234]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(12) 7[13],13[18],102[195],103[196],119[210],147[229,230],148[232],160[242],162[246,247,248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 13 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(7){ d13(bb 0 insn -1) }u124(13){ d18(bb 0 insn -1) }u125(102){ d195(bb 0 insn -1) }u126(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 153 155 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 153 155 173
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246,247,248]
;; rd  gen 	(4) 100[183],153[235],155[236],173[256]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],153[235],155[236],173[256]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(13) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246,247,248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u136(7){ d13(bb 0 insn -1) }u137(13){ d18(bb 0 insn -1) }u138(102){ d195(bb 0 insn -1) }u139(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 162
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246,247,248]
;; rd  gen 	(1) 162[247]
;; rd  kill	(5) 162[244,245,246,247,248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(11) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[247]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u141(7){ d13(bb 0 insn -1) }u142(13){ d18(bb 0 insn -1) }u143(102){ d195(bb 0 insn -1) }u144(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 157 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 157 162
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246,247,248]
;; rd  gen 	(2) 157[237],162[246]
;; rd  kill	(6) 157[237],162[244,245,246,247,248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(11) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 16 17 )->[18]->( 12 28 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u150(7){ d13(bb 0 insn -1) }u151(13){ d18(bb 0 insn -1) }u152(102){ d195(bb 0 insn -1) }u153(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 147
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[195],103[196],119[210,211],147[229,230],148[232],160[242],162[246,247]
;; rd  gen 	(2) 100[182],147[229]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],147[228,229,230]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; rd  out 	(11) 7[13],13[18],102[195],103[196],119[210,211],147[229],148[232],160[242],162[246,247]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 11 26 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(7){ d13(bb 0 insn -1) }u162(13){ d18(bb 0 insn -1) }u163(102){ d195(bb 0 insn -1) }u164(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 100 [cc] 135 136 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc] 135 136 174
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[195],103[196],119[208,209,212,213],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(4) 100[181],135[221],136[222],174[257]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],135[221],136[222],174[257]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(19) 7[13],13[18],102[195],103[196],119[208,209,212,213],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u176(7){ d13(bb 0 insn -1) }u177(13){ d18(bb 0 insn -1) }u178(102){ d195(bb 0 insn -1) }u179(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 119
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[195],103[196],119[208,209,212,213],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(1) 119[209]
;; rd  kill	(6) 119[208,209,210,211,212,213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(16) 7[13],13[18],102[195],103[196],119[209],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u181(7){ d13(bb 0 insn -1) }u182(13){ d18(bb 0 insn -1) }u183(102){ d195(bb 0 insn -1) }u184(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 119 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 119 139
;; live  kill	
;; rd  in  	(19) 7[13],13[18],102[195],103[196],119[208,209,212,213],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(2) 119[208],139[223]
;; rd  kill	(7) 119[208,209,210,211,212,213],139[223]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(16) 7[13],13[18],102[195],103[196],119[208],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 21 20 )->[22]->( 24 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u190(7){ d13(bb 0 insn -1) }u191(13){ d18(bb 0 insn -1) }u192(102){ d195(bb 0 insn -1) }u193(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 128 130 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc] 128 130 175
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(4) 100[180],128[218],130[219],175[258]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],128[218],130[219],175[258]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(17) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 22 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u203(7){ d13(bb 0 insn -1) }u204(13){ d18(bb 0 insn -1) }u205(102){ d195(bb 0 insn -1) }u206(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 162
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(1) 162[245]
;; rd  kill	(5) 162[244,245,246,247,248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; rd  out 	(13) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],159[238],160[242],162[245],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 22 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u208(7){ d13(bb 0 insn -1) }u209(13){ d18(bb 0 insn -1) }u210(102){ d195(bb 0 insn -1) }u211(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 132 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 132 162
;; live  kill	
;; rd  in  	(17) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],148[231,232],159[238],160[242],162[244,245,248],164[250]
;; rd  gen 	(2) 132[220],162[244]
;; rd  kill	(6) 132[220],162[244,245,246,247,248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; rd  out 	(13) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],159[238],160[242],162[244],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 24 23 )->[25]->( 27 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u217(7){ d13(bb 0 insn -1) }u218(13){ d18(bb 0 insn -1) }u219(102){ d195(bb 0 insn -1) }u220(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 164
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 0 [r0] 100 [cc] 115 176
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],159[238],160[242],162[244,245],164[250]
;; rd  gen 	(4) 0[1],100[178],115[205],176[259]
;; rd  kill	(26) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],115[205],176[259]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; rd  out 	(14) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],159[238],160[242],162[244,245],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 25 )->[26]->( 19 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u229(7){ d13(bb 0 insn -1) }u230(13){ d18(bb 0 insn -1) }u231(102){ d195(bb 0 insn -1) }u232(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 160
;; lr  def 	 100 [cc] 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 100 [cc] 147 148
;; live  kill	
;; rd  in  	(18) 0[1],7[13],13[18],100[178],102[195],103[196],115[205],119[208,209],120[214],147[228,230],159[238],160[242],162[244,245],164[250],176[259]
;; rd  gen 	(3) 100[177],147[228],148[231]
;; rd  kill	(22) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],147[228,229,230],148[231,232]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; rd  out 	(14) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228],148[231],159[238],160[242],162[244,245],164[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 25 )->[27]->( 32 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u240(7){ d13(bb 0 insn -1) }u241(13){ d18(bb 0 insn -1) }u242(102){ d195(bb 0 insn -1) }u243(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 177 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 177 178
;; live  kill	
;; rd  in  	(14) 7[13],13[18],102[195],103[196],119[208,209],120[214],147[228,230],159[238],160[242],162[244,245],164[250]
;; rd  gen 	(2) 177[260],178[261]
;; rd  kill	(2) 177[260],178[261]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[13],13[18],102[195],103[196],159[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 26 10 18 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u248(7){ d13(bb 0 insn -1) }u249(13){ d18(bb 0 insn -1) }u250(102){ d195(bb 0 insn -1) }u251(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 141 143 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  gen 	 100 [cc] 141 143 180
;; live  kill	
;; rd  in  	(24) 7[13],13[18],102[195],103[196],119[208,209,210,211,212,213],120[214],147[228,229,230],148[231,232],159[238],160[242],162[244,245,246,247,248],164[250]
;; rd  gen 	(4) 100[176],141[225],143[226],180[262]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192],141[225],143[226],180[262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; rd  out 	(12) 7[13],13[18],102[195],103[196],148[231,232],160[242],162[244,245,246,247,248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u261(7){ d13(bb 0 insn -1) }u262(13){ d18(bb 0 insn -1) }u263(102){ d195(bb 0 insn -1) }u264(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  gen 	 145
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[195],103[196],148[231,232],160[242],162[244,245,246,247,248]
;; rd  gen 	(1) 145[227]
;; rd  kill	(1) 145[227]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; rd  out 	(5) 7[13],13[18],102[195],103[196],160[242]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 29 28 )->[30]->( 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(7){ d13(bb 0 insn -1) }u269(13){ d18(bb 0 insn -1) }u270(102){ d195(bb 0 insn -1) }u271(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 159 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 159 181
;; live  kill	
;; rd  in  	(12) 7[13],13[18],102[195],103[196],148[231,232],160[242],162[244,245,246,247,248]
;; rd  gen 	(2) 159[240],181[263]
;; rd  kill	(5) 159[238,239,240,241],181[263]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[13],13[18],102[195],103[196],159[240]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 6 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u274(7){ d13(bb 0 insn -1) }u275(13){ d18(bb 0 insn -1) }u276(102){ d195(bb 0 insn -1) }u277(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 117 118 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 117 118 159
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[195],103[196],159[238],160[242],161[243],162[248],163[249],164[250]
;; rd  gen 	(3) 117[206],118[207],159[239]
;; rd  kill	(6) 117[206],118[207],159[238,239,240,241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[13],13[18],102[195],103[196],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 5 27 30 31 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u282(7){ d13(bb 0 insn -1) }u283(13){ d18(bb 0 insn -1) }u284(102){ d195(bb 0 insn -1) }u285(103){ d196(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[195],103[196],159[238,239,240,241]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[195],103[196]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }
;;   reg 103 { d196(bb 0 insn -1) }

( 32 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u288(0){ d0(bb 32 insn 330) }u289(7){ d13(bb 0 insn -1) }u290(13){ d18(bb 0 insn -1) }u291(102){ d195(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[195],103[196]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 32 insn 330) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d195(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 81 to worklist
  Adding insn 97 to worklist
  Adding insn 100 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 127 to worklist
  Adding insn 149 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 176 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 207 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 253 to worklist
  Adding insn 249 to worklist
  Adding insn 263 to worklist
  Adding insn 275 to worklist
  Adding insn 271 to worklist
  Adding insn 297 to worklist
  Adding insn 294 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
  Adding insn 311 to worklist
  Adding insn 320 to worklist
  Adding insn 318 to worklist
  Adding insn 331 to worklist
Finished finding needed instructions:
  Adding insn 330 to worklist
Processing use of (reg 159 [ <retval> ]) in insn 330:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 43 to worklist
Processing use of (subreg (reg 167 [ hcordic_17(D)->State ]) 0) in insn 43:
Processing use of (reg 0 r0) in insn 331:
Processing use of (reg 160 [ hcordic ]) in insn 318:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118 [ _7 ]) in insn 320:
  Adding insn 319 to worklist
Processing use of (reg 160 [ hcordic ]) in insn 320:
Processing use of (reg 117 [ _6 ]) in insn 319:
Processing use of (reg 160 [ hcordic ]) in insn 311:
Processing use of (subreg (reg 181) 0) in insn 311:
  Adding insn 309 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 300:
  Adding insn 63 to worklist
  Adding insn 255 to worklist
Processing use of (reg 160 [ hcordic ]) in insn 255:
Processing use of (reg 160 [ hcordic ]) in insn 63:
Processing use of (reg 145 [ _63 ]) in insn 301:
Processing use of (reg 162 [ pOutBuff ]) in insn 301:
  Adding insn 4 to worklist
  Adding insn 151 to worklist
  Adding insn 160 to worklist
  Adding insn 231 to worklist
  Adding insn 240 to worklist
Processing use of (reg 162 [ pOutBuff ]) in insn 240:
Processing use of (reg 162 [ pOutBuff ]) in insn 231:
Processing use of (reg 162 [ pOutBuff ]) in insn 160:
Processing use of (reg 162 [ pOutBuff ]) in insn 151:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 148 [ pretmp_84 ]) in insn 288:
Processing use of (reg 141 [ _59 ]) in insn 289:
Processing use of (reg 162 [ pOutBuff ]) in insn 289:
Processing use of (reg 148 [ pretmp_84 ]) in insn 294:
Processing use of (reg 100 cc) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 180) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 143 [ _61 ]) in insn 295:
Processing use of (reg 160 [ hcordic ]) in insn 271:
Processing use of (reg 177) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 160 [ hcordic ]) in insn 275:
Processing use of (subreg (reg 178) 0) in insn 275:
  Adding insn 273 to worklist
Processing use of (reg 100 cc) in insn 263:
  Adding insn 262 to worklist
Processing use of (reg 147 [ index ]) in insn 262:
  Adding insn 257 to worklist
Processing use of (reg 147 [ index ]) in insn 257:
  Adding insn 91 to worklist
Processing use of (reg 163 [ NbCalc ]) in insn 91:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 13 sp) in insn 249:
Processing use of (reg 100 cc) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 164 [ Timeout ]) in insn 252:
  Adding insn 6 to worklist
Processing use of (reg 176) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 115 [ _4 ]) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 120 [ tickstart ]) in insn 251:
  Adding insn 56 to worklist
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 0 r0) in insn 250:
Processing use of (reg 103 afp) in insn 6:
Processing use of (reg 148 [ pretmp_84 ]) in insn 237:
Processing use of (reg 132 [ _46 ]) in insn 238:
Processing use of (reg 162 [ pOutBuff ]) in insn 238:
Processing use of (reg 148 [ pretmp_84 ]) in insn 221:
Processing use of (reg 128 [ _41 ]) in insn 222:
Processing use of (reg 162 [ pOutBuff ]) in insn 222:
Processing use of (reg 148 [ pretmp_84 ]) in insn 226:
Processing use of (reg 100 cc) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 175) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 130 [ _44 ]) in insn 227:
Processing use of (reg 139 [ _56 ]) in insn 207:
  Adding insn 206 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 207:
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 206:
  Adding insn 74 to worklist
  Adding insn 83 to worklist
  Adding insn 200 to worklist
  Adding insn 209 to worklist
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 209:
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 200:
Processing use of (reg 161 [ pInBuff ]) in insn 83:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 161 [ pInBuff ]) in insn 74:
Processing use of (reg 135 [ _51 ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 191:
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 190:
Processing use of (reg 148 [ pretmp_84 ]) in insn 195:
Processing use of (reg 100 cc) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 174) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 136 [ _53 ]) in insn 196:
Processing use of (reg 100 cc) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 147 [ index ]) in insn 175:
  Adding insn 169 to worklist
Processing use of (reg 147 [ index ]) in insn 169:
Processing use of (reg 148 [ pretmp_84 ]) in insn 157:
Processing use of (reg 157 [ _112 ]) in insn 158:
Processing use of (reg 162 [ pOutBuff ]) in insn 158:
Processing use of (reg 148 [ pretmp_84 ]) in insn 141:
Processing use of (reg 153 [ _106 ]) in insn 142:
Processing use of (reg 162 [ pOutBuff ]) in insn 142:
Processing use of (reg 148 [ pretmp_84 ]) in insn 146:
Processing use of (reg 100 cc) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 173) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 155 [ _109 ]) in insn 147:
Processing use of (reg 148 [ pretmp_84 ]) in insn 127:
Processing use of (reg 152 [ _101 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 126:
  Adding insn 120 to worklist
  Adding insn 129 to worklist
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 129:
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 120:
Processing use of (reg 140 [ _58 ]) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 111:
Processing use of (reg 119 [ p_tmp_in_buff ]) in insn 110:
Processing use of (reg 148 [ pretmp_84 ]) in insn 115:
Processing use of (reg 100 cc) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 172) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 150 [ _88 ]) in insn 116:
Processing use of (reg 100 cc) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 164 [ Timeout ]) in insn 99:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 147 [ index ]) in insn 96:
Processing use of (reg 126 [ _38 ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 81:
Processing use of (reg 161 [ pInBuff ]) in insn 80:
Processing use of (reg 160 [ hcordic ]) in insn 49:
Processing use of (reg 168) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 160 [ hcordic ]) in insn 53:
Processing use of (subreg (reg 169) 0) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 13 sp) in insn 55:
Processing use of (reg 122 [ _33 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 148 [ pretmp_84 ]) in insn 65:
Processing use of (reg 161 [ pInBuff ]) in insn 64:
Processing use of (reg 148 [ pretmp_84 ]) in insn 69:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 171) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 123 [ _35 ]) in insn 70:
Processing use of (reg 160 [ hcordic ]) in insn 41:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 159 [ <retval> ]) in insn 44:
Processing use of (reg 160 [ hcordic ]) in insn 31:
Processing use of (reg 114 [ _2 ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 160 [ hcordic ]) in insn 33:
Processing use of (reg 113 [ _1 ]) in insn 32:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 163 [ NbCalc ]) in insn 26:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 162 [ pOutBuff ]) in insn 23:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 161 [ pInBuff ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_CalculateZO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,32u} r12={4d} r13={1d,34u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={17d,15u} r101={2d} r102={1d,32u} r103={1d,32u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={6d,21u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={3d,10u} r148={2d,18u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={4d,2u} r160={1d,14u} r161={1d,7u} r162={5d,24u} r163={1d,2u} r164={1d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} 
;;    total ref usage 556{264d,291u,1e} in 245{243 regular + 2 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 160 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 161 [ pInBuff ])
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 162 [ pOutBuff ])
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 163 [ NbCalc ])
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 164 [ Timeout ])
        (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])
        (nil)))
(note 7 6 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 7 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":703:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":704:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI p_tmp_in_buff (reg/v/f:SI 161 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":704:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":705:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":705:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 161 [ pInBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 163 [ NbCalc ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 37)
(code_label 28 27 29 5 68 (nil) [2 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:5 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 33 32 34 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 34 33 8 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":714:5 -1
     (nil))
(insn 8 34 37 5 (set (reg:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":714:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 37 8 38 6 69 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:3 -1
     (nil))
(insn 41 39 43 6 (set (reg:SI 167 [ hcordic_17(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 44 6 (set (reg:SI 159 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 167 [ hcordic_17(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 167 [ hcordic_17(D)->State ])
        (nil)))
(insn 44 43 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 159 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 315)
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:5 -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 168)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:5 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 169)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(debug_insn 54 53 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:5 -1
     (nil))
(call_insn 55 54 56 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 56 55 57 7 (set (reg/v:SI 120 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 57 56 58 7 (var_location:SI tickstart (reg/v:SI 120 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI hcordic (reg/v/f:SI 160 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 60 59 61 7 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 148 [ pretmp_84 ])
        (mem/f:SI (reg/v/f:SI 160 [ hcordic ]) [3 hcordic_17(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 122 [ _33 ])
        (mem:SI (reg/v/f:SI 161 [ pInBuff ]) [1 *pInBuff_14(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 7 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 122 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _33 ])
        (nil)))
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 161 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 69 68 70 7 (set (reg:SI 123 [ _35 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:SI 171)
        (and:SI (reg:SI 123 [ _35 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _35 ])
        (nil)))
(insn 71 70 72 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 77 8 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 161 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pInBuff ])
        (nil)))
      ; pc falls through to BB 10
(code_label 77 74 78 9 72 (nil) [1 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 126 [ _38 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_14(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 126 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _38 ])
        (nil)))
(debug_insn 82 81 83 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 83 82 84 9 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 161 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pInBuff ])
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 85 84 86 10 73 (nil) [0 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 -1
     (nil))
(insn 91 90 92 10 (set (reg/v:SI 147 [ index ])
        (plus:SI (reg/v:SI 163 [ NbCalc ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 163 [ NbCalc ])
        (nil)))
(debug_insn 92 91 93 10 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 95 94 96 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 96 95 97 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 147 [ index ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 281)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 281)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 164 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 100 99 174 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 180)
(code_label 174 100 101 12 80 (nil) [1 uses])
(note 101 174 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 12 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 103 102 104 12 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 104 103 105 12 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 105 104 106 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 107 106 108 12 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 108 107 109 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 109 108 110 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 110 109 111 12 (set (reg:SI 140 [ _58 ])
        (mem:SI (reg/v/f:SI 119 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_11+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 12 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 140 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _58 ])
        (nil)))
(debug_insn 112 111 113 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 114 113 115 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 115 114 116 12 (set (reg:SI 150 [ _88 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 12 (set (reg:SI 172)
        (and:SI (reg:SI 150 [ _88 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _88 ])
        (nil)))
(insn 117 116 118 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 118 117 119 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 123)
(note 119 118 120 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 123 13 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 15
(code_label 123 120 124 14 76 (nil) [1 uses])
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 126 125 127 14 (set (reg:SI 152 [ _101 ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_11 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 14 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 152 [ _101 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _101 ])
        (nil)))
(debug_insn 128 127 129 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 129 128 130 14 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 130 129 131 14 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 131 130 132 15 77 (nil) [0 uses])
(note 132 131 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 15 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 134 133 135 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 135 134 136 15 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 136 135 137 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 137 136 138 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 138 137 139 15 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 139 138 140 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 140 139 141 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 141 140 142 15 (set (reg:SI 153 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 _32->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 15 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_8+0 S4 A32])
        (reg:SI 153 [ _106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ _106 ])
        (nil)))
(debug_insn 143 142 144 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 144 143 145 15 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 145 144 146 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 146 145 147 15 (set (reg:SI 155 [ _109 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 15 (set (reg:SI 173)
        (and:SI (reg:SI 155 [ _109 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _109 ])
        (nil)))
(insn 148 147 149 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(jump_insn 149 148 150 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 154)
(note 150 149 151 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 154 16 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 18
(code_label 154 151 155 17 78 (nil) [1 uses])
(note 155 154 156 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 157 156 158 17 (set (reg:SI 157 [ _112 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 _32->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 17 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_8 + 4B]+0 S4 A32])
        (reg:SI 157 [ _112 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _112 ])
        (nil)))
(debug_insn 159 158 160 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 160 159 161 17 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 161 160 162 17 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 162 161 163 18 79 (nil) [0 uses])
(note 163 162 164 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 18 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 165 164 166 18 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 167 166 168 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":745:7 -1
     (nil))
(debug_insn 168 167 169 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:45 -1
     (nil))
(insn 169 168 170 18 (set (reg/v:SI 147 [ index ])
        (plus:SI (reg/v:SI 147 [ index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:50 7 {*arm_addsi3}
     (nil))
(debug_insn 170 169 171 18 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 171 170 172 18 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 172 171 173 18 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 173 172 175 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 175 173 176 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 147 [ index ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 176 175 180 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 174)
      ; pc falls through to BB 28
(code_label 180 176 181 19 75 (nil) [2 uses])
(note 181 180 182 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 19 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 183 182 184 19 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 184 183 185 19 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 185 184 186 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 186 185 187 19 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 187 186 188 19 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 188 187 189 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 189 188 190 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 190 189 191 19 (set (reg:SI 135 [ _51 ])
        (mem:SI (reg/v/f:SI 119 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_96+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 prephitmp_97->WDATA+0 S4 A32])
        (reg:SI 135 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _51 ])
        (nil)))
(debug_insn 192 191 193 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 193 192 194 19 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 194 193 195 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 195 194 196 19 (set (reg:SI 136 [ _53 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_97->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 19 (set (reg:SI 174)
        (and:SI (reg:SI 136 [ _53 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _53 ])
        (nil)))
(insn 197 196 198 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(jump_insn 198 197 199 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 203)
(note 199 198 200 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 203 20 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 22
(code_label 203 200 204 21 82 (nil) [1 uses])
(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 206 205 207 21 (set (reg:SI 139 [ _56 ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_96 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 21 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 prephitmp_97->WDATA+0 S4 A32])
        (reg:SI 139 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ _56 ])
        (nil)))
(debug_insn 208 207 209 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 209 208 210 21 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 210 209 211 21 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 211 210 212 22 83 (nil) [0 uses])
(note 212 211 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 22 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 214 213 215 22 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 215 214 216 22 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 216 215 217 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 217 216 218 22 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 218 217 219 22 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 219 218 220 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 220 219 221 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 221 220 222 22 (set (reg:SI 128 [ _41 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_97->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 223 22 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_95+0 S4 A32])
        (reg:SI 128 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _41 ])
        (nil)))
(debug_insn 223 222 224 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 225 224 226 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 226 225 227 22 (set (reg:SI 130 [ _44 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_97->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 22 (set (reg:SI 175)
        (and:SI (reg:SI 130 [ _44 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _44 ])
        (nil)))
(insn 228 227 229 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(jump_insn 229 228 230 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 234)
(note 230 229 231 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 231 230 234 23 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 25
(code_label 234 231 235 24 84 (nil) [1 uses])
(note 235 234 236 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 237 236 238 24 (set (reg:SI 132 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_97->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ pretmp_84 ])
        (nil)))
(insn 238 237 239 24 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_95 + 4B]+0 S4 A32])
        (reg:SI 132 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _46 ])
        (nil)))
(debug_insn 239 238 240 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 240 239 241 24 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 241 240 242 24 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 242 241 243 25 85 (nil) [0 uses])
(note 243 242 244 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 244 243 245 25 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 245 244 246 25 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 246 245 247 25 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 247 246 248 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":745:7 -1
     (nil))
(debug_insn 248 247 249 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:9 -1
     (nil))
(call_insn 249 248 250 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 250 249 251 25 (set (reg:SI 115 [ _4 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 251 250 252 25 (set (reg:SI 176)
        (minus:SI (reg:SI 115 [ _4 ])
            (reg/v:SI 120 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:28 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 252 251 253 25 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176)
            (reg/v:SI 164 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 253 252 254 25 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 267)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 267)
(note 254 253 255 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 255 254 256 26 (set (reg/f:SI 148 [ pretmp_84 ])
        (mem/f:SI (reg/v/f:SI 160 [ hcordic ]) [3 hcordic_17(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 256 255 257 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:45 -1
     (nil))
(insn 257 256 258 26 (set (reg/v:SI 147 [ index ])
        (plus:SI (reg/v:SI 147 [ index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:50 7 {*arm_addsi3}
     (nil))
(debug_insn 258 257 259 26 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 259 258 260 26 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 260 259 261 26 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 261 260 262 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 262 261 263 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 147 [ index ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 267 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 180)
      ; pc falls through to BB 28
(code_label 267 263 268 27 86 (nil) [1 uses])
(note 268 267 269 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 269 268 270 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:11 -1
     (nil))
(insn 270 269 271 27 (set (reg:SI 177)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 270 272 27 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 272 271 273 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:11 -1
     (nil))
(insn 273 272 275 27 (set (reg:SI 178)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 273 276 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 178) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:26 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
            (nil))))
(debug_insn 276 275 281 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":756:11 -1
     (nil))
      ; pc falls through to BB 32
(code_label 281 276 282 28 74 (nil) [1 uses])
(note 282 281 283 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 283 282 284 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 284 283 285 28 (var_location:SI hcordic (reg/v/f:SI 160 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 285 284 286 28 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 286 285 287 28 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 287 286 288 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 288 287 289 28 (set (reg:SI 141 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_89->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 289 288 290 28 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_98+0 S4 A32])
        (reg:SI 141 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _59 ])
        (nil)))
(debug_insn 290 289 291 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 291 290 292 28 (var_location:SI D#2 (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 292 291 293 28 (var_location:SI p_tmp_out_buff (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 293 292 294 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 294 293 295 28 (set (reg:SI 143 [ _61 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_89->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 294 296 28 (set (reg:SI 180)
        (and:SI (reg:SI 143 [ _61 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _61 ])
        (nil)))
(insn 296 295 297 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 297 296 298 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 304)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 304)
(note 298 297 299 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 299 298 300 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 300 299 301 29 (set (reg:SI 145 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_89->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ pretmp_84 ])
        (nil)))
(insn 301 300 302 29 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_98 + 4B]+0 S4 A32])
        (reg:SI 145 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 162 [ pOutBuff ])
        (expr_list:REG_DEAD (reg:SI 145 [ _63 ])
            (nil))))
(debug_insn 302 301 303 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(debug_insn 303 302 304 29 (var_location:SI p_tmp_out_buff (plus:SI (debug_expr:SI D#2)
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 304 303 305 30 87 (nil) [1 uses])
(note 305 304 306 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 306 305 307 30 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 307 306 308 30 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 308 307 309 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:5 -1
     (nil))
(insn 309 308 311 30 (set (reg:SI 181)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 309 312 30 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
            (nil))))
(debug_insn 312 311 9 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":770:5 -1
     (nil))
(insn 9 312 315 30 (set (reg:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":770:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 315 9 316 31 71 (nil) [1 uses])
(note 316 315 317 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:5 -1
     (nil))
(insn 318 317 319 31 (set (reg:SI 117 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 319 318 320 31 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 117 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 320 319 321 31 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
            (nil))))
(debug_insn 321 320 10 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":778:5 -1
     (nil))
(insn 10 321 322 31 (set (reg:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":778:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 322 10 323 32 70 (nil) [0 uses])
(note 323 322 324 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 325 32 (var_location:SI p_tmp_in_buff (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 325 324 330 32 (var_location:SI p_tmp_out_buff (clobber (const_int 0 [0]))) -1
     (nil))
(insn 330 325 331 32 (set (reg/i:SI 0 r0)
        (reg:SI 159 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":780:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ <retval> ])
        (nil)))
(insn 331 330 0 32 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":780:1 -1
     (nil))

;; Function HAL_CORDIC_Calculate_IT (HAL_CORDIC_Calculate_IT, funcdef_no=336, decl_uid=8726, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 20 count 15 (    1)


HAL_CORDIC_Calculate_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,14u} r103={1d,13u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,6u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={4d,1u} r132={1d,12u} r133={1d,9u} r134={1d,2u} r135={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} 
;;    total ref usage 182{60d,122u,0e} in 83{83 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,29] 102[30,30] 103[31,31] 113[32,32] 114[33,33] 115[34,34] 116[35,35] 117[36,36] 120[37,37] 121[38,38] 123[39,39] 124[40,40] 127[41,41] 128[42,42] 129[43,43] 130[44,45] 131[46,49] 132[50,50] 133[51,51] 134[52,52] 135[53,53] 138[54,54] 139[55,55] 140[56,56] 142[57,57] 143[58,58] 144[59,59] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d30(102){ }d31(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[30],103[31]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[30],103[31]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[30],103[31]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d30(bb 0 insn -1) }u3(103){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 135
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 135
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[30],103[31]
;; rd  gen 	(5) 100[29],132[50],133[51],134[52],135[53]
;; rd  kill	(10) 100[24,25,26,27,28,29],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; rd  out 	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d30(bb 0 insn -1) }u14(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(1) 100[28]
;; rd  kill	(6) 100[24,25,26,27,28,29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; rd  out 	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d30(bb 0 insn -1) }u20(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(1) 100[27]
;; rd  kill	(6) 100[24,25,26,27,28,29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; rd  out 	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 3 2 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d30(bb 0 insn -1) }u26(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 113 114 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 113 114 131
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(3) 113[32],114[33],131[49]
;; rd  kill	(6) 113[32],114[33],131[46,47,48,49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[30],103[31],131[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 4 )->[6]->( 7 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d30(bb 0 insn -1) }u34(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 115 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc] 115 138
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(3) 100[26],115[34],138[54]
;; rd  kill	(8) 100[24,25,26,27,28,29],115[34],138[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; rd  out 	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d30(bb 0 insn -1) }u42(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 116 117 139 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc] 116 117 139 140 142
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(6) 100[25],116[35],117[36],139[55],140[56],142[57]
;; rd  kill	(11) 100[24,25,26,27,28,29],116[35],117[36],139[55],140[56],142[57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; rd  out 	(9) 7[5],13[6],102[30],103[31],116[35],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d30(bb 0 insn -1) }u55(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  gen 	 130
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],116[35],132[50],133[51],134[52],135[53]
;; rd  gen 	(1) 130[45]
;; rd  kill	(2) 130[44,45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; rd  out 	(10) 7[5],13[6],102[30],103[31],116[35],130[45],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ d5(bb 0 insn -1) }u60(13){ d6(bb 0 insn -1) }u61(102){ d30(bb 0 insn -1) }u62(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  gen 	 130
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[30],103[31],116[35],132[50],133[51],134[52],135[53]
;; rd  gen 	(1) 130[44]
;; rd  kill	(2) 130[44,45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; rd  out 	(10) 7[5],13[6],102[30],103[31],116[35],130[44],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 8 9 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d30(bb 0 insn -1) }u68(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; lr  def 	 100 [cc] 120 121 123 124 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  gen 	 100 [cc] 120 121 123 124 143 144
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[30],103[31],116[35],130[44,45],132[50],133[51],134[52],135[53]
;; rd  gen 	(7) 100[24],120[37],121[38],123[39],124[40],143[58],144[59]
;; rd  kill	(12) 100[24,25,26,27,28,29],120[37],121[38],123[39],124[40],143[58],144[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133 144
;; rd  out 	(7) 7[5],13[6],102[30],103[31],116[35],133[51],144[59]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(7){ d5(bb 0 insn -1) }u92(13){ d6(bb 0 insn -1) }u93(102){ d30(bb 0 insn -1) }u94(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  def 	 127 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  gen 	 127 131
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[30],103[31],116[35],133[51],144[59]
;; rd  gen 	(2) 127[41],131[48]
;; rd  kill	(5) 127[41],131[46,47,48,49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[30],103[31],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 6 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ d5(bb 0 insn -1) }u100(13){ d6(bb 0 insn -1) }u101(102){ d30(bb 0 insn -1) }u102(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 128 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 128 129 131
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],132[50],133[51],134[52],135[53]
;; rd  gen 	(3) 128[42],129[43],131[47]
;; rd  kill	(6) 128[42],129[43],131[46,47,48,49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[30],103[31],131[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 10 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d30(bb 0 insn -1) }u110(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 131
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[30],103[31],116[35],133[51],144[59]
;; rd  gen 	(1) 131[46]
;; rd  kill	(4) 131[46,47,48,49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[30],103[31],131[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 5 11 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(7){ d5(bb 0 insn -1) }u113(13){ d6(bb 0 insn -1) }u114(102){ d30(bb 0 insn -1) }u115(103){ d31(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[30],103[31],131[46,47,48,49]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[30],103[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }
;;   reg 103 { d31(bb 0 insn -1) }

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u118(0){ d0(bb 14 insn 116) }u119(7){ d5(bb 0 insn -1) }u120(13){ d6(bb 0 insn -1) }u121(102){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[30],103[31]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 14 insn 116) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d30(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 23 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 100 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 117 to worklist
Finished finding needed instructions:
  Adding insn 116 to worklist
Processing use of (reg 131 [ <retval> ]) in insn 116:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
Processing use of (reg 144) in insn 10:
  Adding insn 92 to worklist
Processing use of (reg 124 [ _12 ]) in insn 92:
Processing use of (reg 0 r0) in insn 117:
Processing use of (reg 132 [ hcordic ]) in insn 106:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 129 [ _17 ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 132 [ hcordic ]) in insn 108:
Processing use of (reg 128 [ _16 ]) in insn 107:
Processing use of (reg 116 [ _4 ]) in insn 100:
  Adding insn 51 to worklist
Processing use of (reg 127 [ _15 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 133 [ pInBuff ]) in insn 99:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 132 [ hcordic ]) in insn 51:
Processing use of (reg 130 [ tmp_pInBuff ]) in insn 73:
  Adding insn 60 to worklist
  Adding insn 67 to worklist
Processing use of (reg 132 [ hcordic ]) in insn 73:
Processing use of (reg 133 [ pInBuff ]) in insn 67:
Processing use of (reg 133 [ pInBuff ]) in insn 60:
Processing use of (reg 132 [ hcordic ]) in insn 75:
Processing use of (reg 134 [ pOutBuff ]) in insn 75:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 132 [ hcordic ]) in insn 78:
Processing use of (reg 143) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 135 [ NbCalc ]) in insn 77:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 132 [ hcordic ]) in insn 80:
Processing use of (reg 135 [ NbCalc ]) in insn 80:
Processing use of (reg 116 [ _4 ]) in insn 82:
Processing use of (reg 116 [ _4 ]) in insn 84:
Processing use of (reg 121 [ _9 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 120 [ _8 ]) in insn 83:
Processing use of (reg 116 [ _4 ]) in insn 89:
Processing use of (reg 123 [ _11 ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 133 [ pInBuff ]) in insn 88:
Processing use of (reg 116 [ _4 ]) in insn 91:
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 144) in insn 93:
Processing use of (reg 132 [ hcordic ]) in insn 45:
Processing use of (reg 139) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 132 [ hcordic ]) in insn 49:
Processing use of (subreg (reg 140) 0) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 116 [ _4 ]) in insn 52:
Processing use of (reg 100 cc) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 142) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 117 [ _5 ]) in insn 53:
Processing use of (reg 132 [ hcordic ]) in insn 37:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 115 [ _3 ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (subreg (reg 138 [ hcordic_26(D)->State ]) 0) in insn 39:
Processing use of (reg 132 [ hcordic ]) in insn 27:
Processing use of (reg 114 [ _2 ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 132 [ hcordic ]) in insn 29:
Processing use of (reg 113 [ _1 ]) in insn 28:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 135 [ NbCalc ]) in insn 22:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 134 [ pOutBuff ]) in insn 19:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 133 [ pInBuff ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,14u} r103={1d,13u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,6u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={4d,1u} r132={1d,12u} r133={1d,9u} r134={1d,2u} r135={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} 
;;    total ref usage 182{60d,122u,0e} in 83{83 regular + 0 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 132 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 133 [ pInBuff ])
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 134 [ pOutBuff ])
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 135 [ NbCalc ])
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(note 6 5 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 6 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":795:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI tmp_pInBuff (reg/v/f:SI 133 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":795:12 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 133 [ pInBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ pOutBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 24)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ NbCalc ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 33)
(code_label 24 23 25 5 107 (nil) [2 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:5 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 29 28 30 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 30 29 7 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":804:5 -1
     (nil))
(insn 7 30 33 5 (set (reg:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":804:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 33 7 34 6 108 (nil) [1 uses])
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 37 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:3 -1
     (nil))
(insn 37 35 39 6 (set (reg:SI 138 [ hcordic_26(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_26(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 37 40 6 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ hcordic_26(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ hcordic_26(D)->State ])
        (nil)))
(insn 40 39 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 103)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:5 -1
     (nil))
(insn 44 43 45 7 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:5 -1
     (nil))
(insn 47 46 49 7 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 47 50 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:5 -1
     (nil))
(insn 51 50 52 7 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (reg/v/f:SI 132 [ hcordic ]) [3 hcordic_26(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 7 (set (reg:SI 142)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 54 53 55 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 64)
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":821:7 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI tmp_pInBuff (plus:SI (reg/v/f:SI 133 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":821:18 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:7 -1
     (nil))
(insn 60 59 61 8 (set (reg/v/f:SI 130 [ tmp_pInBuff ])
        (plus:SI (reg/v/f:SI 133 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:18 7 {*arm_addsi3}
     (nil))
(debug_insn 61 60 64 8 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:18 -1
     (nil))
      ; pc falls through to BB 10
(code_label 64 61 65 9 111 (nil) [1 uses])
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:7 -1
     (nil))
(insn 67 66 68 9 (set (reg/v/f:SI 130 [ tmp_pInBuff ])
        (plus:SI (reg/v/f:SI 133 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:18 7 {*arm_addsi3}
     (nil))
(debug_insn 68 67 69 9 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:18 -1
     (nil))
(code_label 69 68 70 10 112 (nil) [0 uses])
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 10 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) -1
     (nil))
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":829:5 -1
     (nil))
(insn 73 72 74 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_26(D)->pInBuff+0 S4 A32])
        (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":829:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ tmp_pInBuff ])
        (nil)))
(debug_insn 74 73 75 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":830:5 -1
     (nil))
(insn 75 74 76 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_26(D)->pOutBuff+0 S4 A32])
        (reg/v/f:SI 134 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":830:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pOutBuff ])
        (nil)))
(debug_insn 76 75 77 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:5 -1
     (nil))
(insn 77 76 78 10 (set (reg:SI 143)
        (plus:SI (reg/v:SI 135 [ NbCalc ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:37 7 {*arm_addsi3}
     (nil))
(insn 78 77 79 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_26(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 79 78 80 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":832:5 -1
     (nil))
(insn 80 79 81 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_26(D)->NbCalcToGet+0 S4 A32])
        (reg/v:SI 135 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":832:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ NbCalc ])
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
            (nil))))
(debug_insn 81 80 82 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 -1
     (nil))
(insn 82 81 83 10 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 10 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 84 83 85 10 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 85 84 86 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":838:5 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI tmp_pInBuff (reg/v/f:SI 133 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":838:17 -1
     (nil))
(debug_insn 87 86 88 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 -1
     (nil))
(insn 88 87 89 10 (set (reg:SI 123 [ _11 ])
        (mem:SI (reg/v/f:SI 133 [ pInBuff ]) [1 *pInBuff_22(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 10 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 4 [0x4])) [1 _4->WDATA+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:5 -1
     (nil))
(insn 91 90 92 10 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 10 (set (reg:SI 144)
        (and:SI (reg:SI 124 [ _12 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 122)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":848:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI tmp_pInBuff (plus:SI (reg/v/f:SI 133 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":848:18 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 -1
     (nil))
(insn 99 98 100 11 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_22(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ pInBuff ])
        (nil)))
(insn 100 99 8 11 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 4 [0x4])) [1 _4->WDATA+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(insn 8 100 103 11 (set (reg:SI 131 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":855:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 103 8 104 12 110 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:5 -1
     (nil))
(insn 106 105 107 12 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 12 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 108 107 109 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 109 108 9 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":863:5 -1
     (nil))
(insn 9 109 122 12 (set (reg:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":863:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 122 9 121 13 113 (nil) [1 uses])
(note 121 122 10 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 10 121 110 13 (set (reg:SI 131 [ <retval> ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":855:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 110 10 111 14 109 (nil) [0 uses])
(note 111 110 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 116 111 117 14 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":865:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 117 116 0 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":865:1 -1
     (nil))

;; Function HAL_CORDIC_Calculate_DMA (HAL_CORDIC_Calculate_DMA, funcdef_no=337, decl_uid=8732, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 33 n_edges 48 count 33 (    1)


HAL_CORDIC_Calculate_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,3u} r2={5d,3u} r3={5d,3u} r7={1d,32u} r12={4d} r13={1d,34u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={18d,16u} r101={2d} r102={1d,32u} r103={1d,32u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,3u} r122={1d,2u} r123={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={2d,3u} r148={1d,1u} r149={1d,1u} r150={8d,2u} r151={1d,30u} r152={1d,3u} r153={1d,3u} r154={2d,7u} r155={1d,7u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r173={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r185={1d,1u} r186={2d,2u} 
;;    total ref usage 548{274d,273u,1e} in 186{184 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 206, 207, 208, 209, 210, 211
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,20] 7[21,21] 12[22,25] 13[26,26] 14[27,29] 15[30,31] 16[32,34] 17[35,37] 18[38,40] 19[41,43] 20[44,46] 21[47,49] 22[50,52] 23[53,55] 24[56,58] 25[59,61] 26[62,64] 27[65,67] 28[68,70] 29[71,73] 30[74,76] 31[77,79] 48[80,81] 49[82,83] 50[84,85] 51[86,87] 52[88,89] 53[90,91] 54[92,93] 55[94,95] 56[96,97] 57[98,99] 58[100,101] 59[102,103] 60[104,105] 61[106,107] 62[108,109] 63[110,111] 64[112,113] 65[114,115] 66[116,117] 67[118,119] 68[120,121] 69[122,123] 70[124,125] 71[126,127] 72[128,129] 73[130,131] 74[132,133] 75[134,135] 76[136,137] 77[138,139] 78[140,141] 79[142,143] 80[144,145] 81[146,147] 82[148,149] 83[150,151] 84[152,153] 85[154,155] 86[156,157] 87[158,159] 88[160,161] 89[162,163] 90[164,165] 91[166,167] 92[168,169] 93[170,171] 94[172,173] 95[174,175] 96[176,177] 97[178,179] 98[180,181] 99[182,183] 100[184,201] 101[202,203] 102[204,204] 103[205,205] 104[206,207] 105[208,209] 106[210,211] 113[212,212] 114[213,213] 115[214,214] 116[215,215] 117[216,216] 118[217,217] 119[218,218] 120[219,219] 121[220,220] 122[221,221] 123[222,222] 128[223,223] 129[224,224] 130[225,226] 131[227,227] 132[228,228] 133[229,229] 134[230,230] 138[231,231] 139[232,232] 140[233,233] 141[234,234] 142[235,235] 143[236,236] 144[237,237] 145[238,239] 148[240,240] 149[241,241] 150[242,249] 151[250,250] 152[251,251] 153[252,252] 154[253,254] 155[255,255] 158[256,256] 159[257,257] 160[258,258] 162[259,259] 164[260,260] 165[261,261] 166[262,262] 167[263,263] 169[264,264] 170[265,265] 173[266,266] 174[267,267] 178[268,268] 179[269,269] 180[270,270] 185[271,271] 186[272,273] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d26(13){ }d29(14){ }d34(16){ }d37(17){ }d40(18){ }d43(19){ }d46(20){ }d49(21){ }d52(22){ }d55(23){ }d58(24){ }d61(25){ }d64(26){ }d67(27){ }d70(28){ }d73(29){ }d76(30){ }d79(31){ }d204(102){ }d205(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[20],7[21],13[26],14[29],16[34],17[37],18[40],19[43],20[46],21[49],22[52],23[55],24[58],25[61],26[64],27[67],28[70],29[73],30[76],31[79],102[204],103[205]
;; rd  kill	(76) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19,20],7[21],13[26],14[27,28,29],16[32,33,34],17[35,36,37],18[38,39,40],19[41,42,43],20[44,45,46],21[47,48,49],22[50,51,52],23[53,54,55],24[56,57,58],25[59,60,61],26[62,63,64],27[65,66,67],28[68,69,70],29[71,72,73],30[74,75,76],31[77,78,79],102[204],103[205]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[5],1[10],2[15],3[20],7[21],13[26],102[204],103[205]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d21(bb 0 insn -1) }u1(13){ d26(bb 0 insn -1) }u2(102){ d204(bb 0 insn -1) }u3(103){ d205(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 151 152 153 154 155
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 151 152 153 154 155
;; live  kill	
;; rd  in  	(8) 0[5],1[10],2[15],3[20],7[21],13[26],102[204],103[205]
;; rd  gen 	(6) 100[201],151[250],152[251],153[252],154[254],155[255]
;; rd  kill	(24) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],151[250],152[251],153[252],154[253,254],155[255]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; rd  out 	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 2 )->[3]->( 32 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d21(bb 0 insn -1) }u13(13){ d26(bb 0 insn -1) }u14(102){ d204(bb 0 insn -1) }u15(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 113 114 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 113 114 150
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 113[212],114[213],150[249]
;; rd  kill	(10) 113[212],114[213],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[249]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 2 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d21(bb 0 insn -1) }u21(13){ d26(bb 0 insn -1) }u22(102){ d204(bb 0 insn -1) }u23(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 115
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(2) 100[200],115[214]
;; rd  kill	(19) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],115[214]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d21(bb 0 insn -1) }u28(13){ d26(bb 0 insn -1) }u29(102){ d204(bb 0 insn -1) }u30(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(1) 100[199]
;; rd  kill	(18) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 5 )->[6]->( 32 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d21(bb 0 insn -1) }u34(13){ d26(bb 0 insn -1) }u35(102){ d204(bb 0 insn -1) }u36(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 116 117 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 116 117 150
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 116[215],117[216],150[248]
;; rd  kill	(10) 116[215],117[216],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[248]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 4 )->[7]->( 9 29 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ d21(bb 0 insn -1) }u42(13){ d26(bb 0 insn -1) }u43(102){ d204(bb 0 insn -1) }u44(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(1) 100[198]
;; rd  kill	(18) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 5 )->[8]->( 9 31 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(7){ d21(bb 0 insn -1) }u48(13){ d26(bb 0 insn -1) }u49(102){ d204(bb 0 insn -1) }u50(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(1) 100[197]
;; rd  kill	(18) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 7 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d21(bb 0 insn -1) }u54(13){ d26(bb 0 insn -1) }u55(102){ d204(bb 0 insn -1) }u56(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(1) 100[196]
;; rd  kill	(18) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 9 )->[10]->( 32 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(7){ d21(bb 0 insn -1) }u60(13){ d26(bb 0 insn -1) }u61(102){ d204(bb 0 insn -1) }u62(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 118 119 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 118 119 150
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 118[217],119[218],150[247]
;; rd  kill	(10) 118[217],119[218],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[247]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 9 )->[11]->( 12 27 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ d21(bb 0 insn -1) }u68(13){ d26(bb 0 insn -1) }u69(102){ d204(bb 0 insn -1) }u70(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 120 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc] 120 158
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 100[195],120[219],158[256]
;; rd  kill	(20) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],120[219],158[256]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; rd  out 	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 11 )->[12]->( 13 20 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(7){ d21(bb 0 insn -1) }u76(13){ d26(bb 0 insn -1) }u77(102){ d204(bb 0 insn -1) }u78(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 155
;; lr  def 	 100 [cc] 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc] 159 160
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 100[194],159[257],160[258]
;; rd  kill	(20) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],159[257],160[258]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; rd  out 	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 30 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(7){ d21(bb 0 insn -1) }u88(13){ d26(bb 0 insn -1) }u89(102){ d204(bb 0 insn -1) }u90(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 121 122 123 162 164 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 121 122 123 162 164 186
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(7) 100[193],121[220],122[221],123[222],162[259],164[260],186[273]
;; rd  kill	(25) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],121[220],122[221],123[222],162[259],164[260],186[272,273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; rd  out 	(12) 7[21],13[26],102[204],103[205],121[220],122[221],151[250],152[251],153[252],154[254],155[255],186[273]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u101(7){ d21(bb 0 insn -1) }u102(13){ d26(bb 0 insn -1) }u103(102){ d204(bb 0 insn -1) }u104(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  gen 	 145
;; live  kill	
;; rd  in  	(12) 7[21],13[26],102[204],103[205],121[220],122[221],151[250],152[251],153[252],154[254],155[255],186[273]
;; rd  gen 	(1) 145[239]
;; rd  kill	(2) 145[238,239]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; rd  out 	(13) 7[21],13[26],102[204],103[205],121[220],122[221],145[239],151[250],152[251],153[252],154[254],155[255],186[273]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u107(7){ d21(bb 0 insn -1) }u108(13){ d26(bb 0 insn -1) }u109(102){ d204(bb 0 insn -1) }u110(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  gen 	 145
;; live  kill	
;; rd  in  	(12) 7[21],13[26],102[204],103[205],121[220],122[221],151[250],152[251],153[252],154[254],155[255],186[273]
;; rd  gen 	(1) 145[238]
;; rd  kill	(2) 145[238,239]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; rd  out 	(13) 7[21],13[26],102[204],103[205],121[220],122[221],145[238],151[250],152[251],153[252],154[254],155[255],186[273]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 15 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ d21(bb 0 insn -1) }u113(13){ d26(bb 0 insn -1) }u114(102){ d204(bb 0 insn -1) }u115(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 165 166
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 7[21],13[26],102[204],103[205],121[220],122[221],145[238,239],151[250],152[251],153[252],154[254],155[255],186[273]
;; rd  gen 	(4) 0[3],100[184],165[261],166[262]
;; rd  kill	(29) 0[0,1,2,3,4,5],14[27,28,29],100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],165[261],166[262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; rd  out 	(9) 7[21],13[26],102[204],103[205],151[250],152[251],154[254],155[255],186[273]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 16 )->[17]->( 32 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ d21(bb 0 insn -1) }u132(13){ d26(bb 0 insn -1) }u133(102){ d204(bb 0 insn -1) }u134(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 128 129 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 128 129 150
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],154[254],155[255],186[273]
;; rd  gen 	(3) 128[223],129[224],150[246]
;; rd  kill	(10) 128[223],129[224],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[246]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 16 )->[18]->( 22 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u139(7){ d21(bb 0 insn -1) }u140(13){ d26(bb 0 insn -1) }u141(102){ d204(bb 0 insn -1) }u142(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  def 	 100 [cc] 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; live  gen 	 100 [cc] 130 131 132
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],154[254],155[255],186[273]
;; rd  gen 	(4) 100[191],130[226],131[227],132[228]
;; rd  kill	(22) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],130[225,226],131[227],132[228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; rd  out 	(9) 7[21],13[26],102[204],103[205],130[226],151[250],152[251],154[254],186[273]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 28 18 20 )->[19]->( 32 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u150(7){ d21(bb 0 insn -1) }u151(13){ d26(bb 0 insn -1) }u152(102){ d204(bb 0 insn -1) }u153(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 150
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],130[226],151[250],152[251],154[254],186[273]
;; rd  gen 	(1) 150[245]
;; rd  kill	(8) 150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[245]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 12 )->[20]->( 21 19 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u154(7){ d21(bb 0 insn -1) }u155(13){ d26(bb 0 insn -1) }u156(102){ d204(bb 0 insn -1) }u157(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(1) 100[190]
;; rd  kill	(18) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; rd  out 	(7) 7[21],13[26],102[204],103[205],151[250],152[251],154[254]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u160(7){ d21(bb 0 insn -1) }u161(13){ d26(bb 0 insn -1) }u162(102){ d204(bb 0 insn -1) }u163(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 130 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; live  gen 	 130 186
;; live  kill	
;; rd  in  	(7) 7[21],13[26],102[204],103[205],151[250],152[251],154[254]
;; rd  gen 	(2) 130[225],186[272]
;; rd  kill	(4) 130[225,226],186[272,273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; rd  out 	(9) 7[21],13[26],102[204],103[205],130[225],151[250],152[251],154[254],186[272]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 21 18 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(7){ d21(bb 0 insn -1) }u166(13){ d26(bb 0 insn -1) }u167(102){ d204(bb 0 insn -1) }u168(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 186
;; lr  def 	 100 [cc] 133 134 167 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  gen 	 100 [cc] 133 134 167 169
;; live  kill	
;; rd  in  	(11) 7[21],13[26],102[204],103[205],130[225,226],151[250],152[251],154[254],186[272,273]
;; rd  gen 	(5) 100[189],133[229],134[230],167[263],169[264]
;; rd  kill	(22) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],133[229],134[230],167[263],169[264]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; rd  out 	(10) 7[21],13[26],102[204],103[205],130[225,226],133[229],151[250],152[251],154[254]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(7){ d21(bb 0 insn -1) }u179(13){ d26(bb 0 insn -1) }u180(102){ d204(bb 0 insn -1) }u181(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  gen 	 154
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],130[225,226],133[229],151[250],152[251],154[254]
;; rd  gen 	(1) 154[253]
;; rd  kill	(2) 154[253,254]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; rd  out 	(10) 7[21],13[26],102[204],103[205],130[225,226],133[229],151[250],152[251],154[253]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 23 22 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(7){ d21(bb 0 insn -1) }u185(13){ d26(bb 0 insn -1) }u186(102){ d204(bb 0 insn -1) }u187(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 152 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 150 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 7[21],13[26],102[204],103[205],130[225,226],133[229],151[250],152[251],154[253,254]
;; rd  gen 	(4) 0[1],100[187],150[242],170[265]
;; rd  kill	(36) 0[0,1,2,3,4,5],14[27,28,29],100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],150[242,243,244,245,246,247,248,249],170[265]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; rd  out 	(6) 7[21],13[26],102[204],103[205],150[242],151[250]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 24 )->[25]->( 32 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u203(7){ d21(bb 0 insn -1) }u204(13){ d26(bb 0 insn -1) }u205(102){ d204(bb 0 insn -1) }u206(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 138 139 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 138 139 150
;; live  kill	
;; rd  in  	(6) 7[21],13[26],102[204],103[205],150[242],151[250]
;; rd  gen 	(3) 138[231],139[232],150[244]
;; rd  kill	(10) 138[231],139[232],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[244]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 24 )->[26]->( 32 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u211(7){ d21(bb 0 insn -1) }u212(13){ d26(bb 0 insn -1) }u213(102){ d204(bb 0 insn -1) }u214(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 140 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; live  gen 	 140 141 142
;; live  kill	
;; rd  in  	(6) 7[21],13[26],102[204],103[205],150[242],151[250]
;; rd  gen 	(3) 140[233],141[234],142[235]
;; rd  kill	(3) 140[233],141[234],142[235]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[242]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 29 11 31 )->[27]->( 32 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u220(7){ d21(bb 0 insn -1) }u221(13){ d26(bb 0 insn -1) }u222(102){ d204(bb 0 insn -1) }u223(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 143 144 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 143 144 150
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 143[236],144[237],150[243]
;; rd  kill	(10) 143[236],144[237],150[242,243,244,245,246,247,248,249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; rd  out 	(5) 7[21],13[26],102[204],103[205],150[243]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 29 )->[28]->( 19 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u228(7){ d21(bb 0 insn -1) }u229(13){ d26(bb 0 insn -1) }u230(102){ d204(bb 0 insn -1) }u231(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  def 	 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  gen 	 173 174
;; live  kill	
;; rd  in  	(6) 7[21],13[26],102[204],103[205],151[250],155[255]
;; rd  gen 	(2) 173[266],174[267]
;; rd  kill	(2) 173[266],174[267]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[21],13[26],102[204],103[205]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 7 )->[29]->( 28 27 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u238(7){ d21(bb 0 insn -1) }u239(13){ d26(bb 0 insn -1) }u240(102){ d204(bb 0 insn -1) }u241(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 149 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  gen 	 100 [cc] 149 178
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 100[186],149[241],178[268]
;; rd  kill	(20) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],149[241],178[268]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; rd  out 	(6) 7[21],13[26],102[204],103[205],151[250],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 31 )->[30]->( 13 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u246(7){ d21(bb 0 insn -1) }u247(13){ d26(bb 0 insn -1) }u248(102){ d204(bb 0 insn -1) }u249(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 179 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 179 180
;; live  kill	
;; rd  in  	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(2) 179[269],180[270]
;; rd  kill	(2) 179[269],180[270]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; rd  out 	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 8 )->[31]->( 30 27 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u256(7){ d21(bb 0 insn -1) }u257(13){ d26(bb 0 insn -1) }u258(102){ d204(bb 0 insn -1) }u259(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 148 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 148 185
;; live  kill	
;; rd  in  	(10) 7[21],13[26],102[204],103[205],115[214],151[250],152[251],153[252],154[254],155[255]
;; rd  gen 	(3) 100[185],148[240],185[271]
;; rd  kill	(20) 100[184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],148[240],185[271]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; rd  out 	(9) 7[21],13[26],102[204],103[205],151[250],152[251],153[252],154[254],155[255]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 27 3 6 10 17 19 25 26 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u264(7){ d21(bb 0 insn -1) }u265(13){ d26(bb 0 insn -1) }u266(102){ d204(bb 0 insn -1) }u267(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[21],13[26],102[204],103[205],150[242,243,244,245,246,247,248,249]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[21],13[26],102[204],103[205]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 32 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u270(0){ d0(bb 32 insn 284) }u271(7){ d21(bb 0 insn -1) }u272(13){ d26(bb 0 insn -1) }u273(102){ d204(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[21],13[26],102[204],103[205]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 32 insn 284) }
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 58 to worklist
  Adding insn 65 to worklist
  Adding insn 70 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 87 to worklist
  Adding insn 83 to worklist
  Adding insn 102 to worklist
  Adding insn 97 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 107 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 163 to worklist
  Adding insn 179 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 199 to worklist
  Adding insn 195 to worklist
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 238 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 251 to worklist
  Adding insn 246 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 258 to worklist
  Adding insn 279 to worklist
  Adding insn 274 to worklist
  Adding insn 285 to worklist
Finished finding needed instructions:
  Adding insn 284 to worklist
Processing use of (reg 150 [ <retval> ]) in insn 284:
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 12 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 14 to worklist
  Adding insn 196 to worklist
Processing use of (reg 0 r0) in insn 196:
Processing use of (reg 0 r0) in insn 285:
Processing use of (reg 151 [ hcordic ]) in insn 274:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 279:
  Adding insn 278 to worklist
Processing use of (reg 148 [ _75 ]) in insn 278:
  Adding insn 276 to worklist
Processing use of (subreg (reg 185 [ hcordic_45(D)->State ]) 0) in insn 276:
Processing use of (reg 151 [ hcordic ]) in insn 258:
Processing use of (reg 179) in insn 258:
  Adding insn 257 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 262:
Processing use of (subreg (reg 180) 0) in insn 262:
  Adding insn 260 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 265:
Processing use of (reg 180) in insn 265:
Processing use of (reg 151 [ hcordic ]) in insn 246:
Processing use of (reg 100 cc) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 149 [ _77 ]) in insn 250:
  Adding insn 248 to worklist
Processing use of (subreg (reg 178 [ hcordic_45(D)->State ]) 0) in insn 248:
Processing use of (reg 151 [ hcordic ]) in insn 232:
Processing use of (reg 173) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 236:
Processing use of (subreg (reg 174) 0) in insn 236:
  Adding insn 234 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 238:
Processing use of (reg 155 [ DMADirection ]) in insn 238:
  Adding insn 6 to worklist
Processing use of (reg 103 afp) in insn 6:
Processing use of (reg 151 [ hcordic ]) in insn 220:
Processing use of (reg 144 [ _34 ]) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 222:
Processing use of (reg 143 [ _33 ]) in insn 221:
Processing use of (reg 140 [ _30 ]) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 211:
Processing use of (reg 140 [ _30 ]) in insn 214:
Processing use of (reg 142 [ _32 ]) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 141 [ _31 ]) in insn 213:
Processing use of (reg 151 [ hcordic ]) in insn 202:
Processing use of (reg 139 [ _29 ]) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 204:
Processing use of (reg 138 [ _28 ]) in insn 203:
Processing use of (reg 13 sp) in insn 195:
Processing use of (reg 0 r0) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 1 r1) in insn 195:
  Adding insn 193 to worklist
Processing use of (reg 2 r2) in insn 195:
  Adding insn 192 to worklist
Processing use of (reg 3 r3) in insn 195:
  Adding insn 191 to worklist
Processing use of (reg 154 [ NbCalc ]) in insn 191:
  Adding insn 5 to worklist
  Adding insn 182 to worklist
Processing use of (reg 154 [ NbCalc ]) in insn 182:
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 170) in insn 192:
  Adding insn 190 to worklist
Processing use of (reg 130 [ _18 ]) in insn 190:
  Adding insn 148 to worklist
  Adding insn 165 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 165:
Processing use of (reg 151 [ hcordic ]) in insn 148:
Processing use of (reg 152 [ pInBuff ]) in insn 193:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 133 [ _21 ]) in insn 194:
  Adding insn 169 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 169:
Processing use of (reg 100 cc) in insn 199:
  Adding insn 198 to worklist
Processing use of (reg 150 [ <retval> ]) in insn 198:
Processing use of (reg 133 [ _21 ]) in insn 171:
Processing use of (reg 167) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 133 [ _21 ]) in insn 174:
Processing use of (reg 186) in insn 174:
  Adding insn 109 to worklist
  Adding insn 299 to worklist
Processing use of (reg 130 [ _18 ]) in insn 176:
Processing use of (reg 100 cc) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 169) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 134 [ _23 ]) in insn 177:
Processing use of (reg 100 cc) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 155 [ DMADirection ]) in insn 162:
Processing use of (reg 130 [ _18 ]) in insn 149:
Processing use of (reg 130 [ _18 ]) in insn 151:
Processing use of (reg 132 [ _20 ]) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 131 [ _19 ]) in insn 150:
Processing use of (reg 100 cc) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 155 [ DMADirection ]) in insn 153:
Processing use of (reg 151 [ hcordic ]) in insn 139:
Processing use of (reg 129 [ _17 ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 141:
Processing use of (reg 128 [ _16 ]) in insn 140:
Processing use of (reg 13 sp) in insn 132:
Processing use of (reg 0 r0) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 1 r1) in insn 132:
  Adding insn 130 to worklist
Processing use of (reg 2 r2) in insn 132:
  Adding insn 129 to worklist
Processing use of (reg 3 r3) in insn 132:
  Adding insn 128 to worklist
Processing use of (reg 145 [ sizeoutbuff ]) in insn 128:
  Adding insn 119 to worklist
  Adding insn 8 to worklist
Processing use of (reg 154 [ NbCalc ]) in insn 8:
Processing use of (reg 154 [ NbCalc ]) in insn 119:
Processing use of (reg 153 [ pOutBuff ]) in insn 129:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 165) in insn 130:
  Adding insn 127 to worklist
Processing use of (reg 122 [ _10 ]) in insn 127:
  Adding insn 112 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 112:
Processing use of (reg 121 [ _9 ]) in insn 131:
  Adding insn 105 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 105:
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 166) in insn 135:
  Adding insn 133 to worklist
Processing use of (reg 0 r0) in insn 133:
Processing use of (reg 121 [ _9 ]) in insn 107:
Processing use of (reg 162) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 121 [ _9 ]) in insn 110:
Processing use of (reg 186) in insn 110:
Processing use of (reg 122 [ _10 ]) in insn 113:
Processing use of (reg 100 cc) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 164) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 123 [ _11 ]) in insn 114:
Processing use of (reg 151 [ hcordic ]) in insn 91:
Processing use of (reg 159) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 95:
Processing use of (subreg (reg 160) 0) in insn 95:
  Adding insn 93 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 97:
Processing use of (reg 155 [ DMADirection ]) in insn 97:
Processing use of (reg 100 cc) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 115 [ _3 ]) in insn 101:
  Adding insn 37 to worklist
Processing use of (reg 155 [ DMADirection ]) in insn 37:
Processing use of (reg 151 [ hcordic ]) in insn 83:
Processing use of (reg 100 cc) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 120 [ _8 ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (subreg (reg 158 [ hcordic_45(D)->State ]) 0) in insn 85:
Processing use of (reg 151 [ hcordic ]) in insn 73:
Processing use of (reg 119 [ _7 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 75:
Processing use of (reg 118 [ _6 ]) in insn 74:
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 152 [ pInBuff ]) in insn 69:
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 155 [ DMADirection ]) in insn 64:
Processing use of (reg 100 cc) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 155 [ DMADirection ]) in insn 57:
Processing use of (reg 151 [ hcordic ]) in insn 48:
Processing use of (reg 117 [ _5 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 50:
Processing use of (reg 116 [ _4 ]) in insn 49:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 153 [ pOutBuff ]) in insn 44:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 115 [ _3 ]) in insn 40:
Processing use of (reg 151 [ hcordic ]) in insn 28:
Processing use of (reg 114 [ _2 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 151 [ hcordic ]) in insn 30:
Processing use of (reg 113 [ _1 ]) in insn 29:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 154 [ NbCalc ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,3u} r2={5d,3u} r3={5d,3u} r7={1d,32u} r12={4d} r13={1d,34u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={18d,16u} r101={2d} r102={1d,32u} r103={1d,32u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,3u} r122={1d,2u} r123={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={2d,3u} r148={1d,1u} r149={1d,1u} r150={8d,2u} r151={1d,30u} r152={1d,3u} r153={1d,3u} r154={2d,7u} r155={1d,7u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r173={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r185={1d,1u} r186={2d,2u} 
;;    total ref usage 548{274d,273u,1e} in 186{184 regular + 2 call} insns.
(note 16 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 16 3 2 (set (reg/v/f:SI 151 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 152 [ pInBuff ])
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 153 [ pOutBuff ])
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 154 [ NbCalc ])
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 155 [ DMADirection ])
        (mem/c:SI (reg/f:SI 103 afp) [1 DMADirection+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 DMADirection+0 S4 A64])
        (nil)))
(note 7 6 18 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 18 7 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":887:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":888:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":889:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":890:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":893:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 154 [ NbCalc ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 34)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 31 30 9 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":902:5 -1
     (nil))
(insn 9 31 34 3 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":902:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 34 9 35 4 126 (nil) [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:3 -1
     (nil))
(insn 37 36 40 4 (set (reg:SI 115 [ _3 ])
        (plus:SI (reg/v:SI 155 [ DMADirection ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:44 7 {*arm_addsi3}
     (nil))
(insn 40 37 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 54)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":909:5 -1
     (nil))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 153 [ pOutBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":909:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":909:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 62)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:7 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 50 49 51 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 51 50 10 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":915:7 -1
     (nil))
(insn 10 51 54 6 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":915:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 54 10 55 7 128 (nil) [1 uses])
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:3 -1
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 58 57 62 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 572873188 (nil)))
 -> 66)
      ; pc falls through to BB 29
(code_label 62 58 63 8 129 (nil) [1 uses])
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:43 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:43 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 409488604 (nil)))
 -> 270)
(code_label 66 65 67 9 130 (nil) [1 uses])
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":923:5 -1
     (nil))
(insn 69 68 70 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 152 [ pInBuff ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":923:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":923:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 79)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:7 -1
     (nil))
(insn 73 72 74 10 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 10 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 75 74 76 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 76 75 11 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":929:7 -1
     (nil))
(insn 11 76 79 10 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":929:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 79 11 80 11 133 (nil) [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 83 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 83 81 85 11 (set (reg:SI 158 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 85 83 86 11 (set (reg:SI 120 [ _8 ])
        (zero_extend:SI (subreg:QI (reg:SI 158 [ hcordic_45(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158 [ hcordic_45(D)->State ])
        (nil)))
(insn 86 85 87 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(jump_insn 87 86 88 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 501760692 (nil)))
 -> 217)
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 90 89 91 12 (set (reg:SI 159)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 92 91 93 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 93 92 95 12 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 93 96 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 96 95 97 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(insn 97 96 98 12 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg/v:SI 155 [ DMADirection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 97 101 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
(insn 101 98 102 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 102 101 267 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 572759572 (nil)))
 -> 158)
(code_label 267 102 103 13 143 (nil) [0 uses])
(note 103 267 104 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:7 -1
     (nil))
(insn 105 104 106 13 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 28 [0x1c])) [6 hcordic_45(D)->hdmaOut+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 13 (set (reg/f:SI 162)
        (symbol_ref:SI ("CORDIC_DMAOutCplt") [flags 0x3]  <function_decl 0000000006b22e00 CORDIC_DMAOutCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 13 (set (mem/f:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 44 [0x2c])) [7 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 162)
        (nil)))
(debug_insn 108 107 109 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:7 -1
     (nil))
(insn 109 108 110 13 (set (reg/f:SI 186)
        (symbol_ref:SI ("CORDIC_DMAError") [flags 0x3]  <function_decl 0000000006b22f00 CORDIC_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 13 (set (mem/f:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 52 [0x34])) [7 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 111 110 112 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:7 -1
     (nil))
(insn 112 111 113 13 (set (reg/f:SI 122 [ _10 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 13 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 122 [ _10 ]) [1 _10->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 13 (set (reg:SI 164)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 115 114 116 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 116 115 117 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 290)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 290)
(note 117 116 118 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:9 -1
     (nil))
(insn 119 118 120 14 (set (reg/v:SI 145 [ sizeoutbuff ])
        (ashift:SI (reg/v:SI 154 [ NbCalc ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:21 147 {*arm_shiftsi3}
     (nil))
(debug_insn 120 119 290 14 (var_location:SI sizeoutbuff (reg/v:SI 145 [ sizeoutbuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:21 -1
     (nil))
      ; pc falls through to BB 16
(code_label 290 120 289 15 145 (nil) [1 uses])
(note 289 290 8 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 8 289 121 15 (set (reg/v:SI 145 [ sizeoutbuff ])
        (reg/v:SI 154 [ NbCalc ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 121 8 122 16 136 (nil) [0 uses])
(note 122 121 123 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 16 (var_location:SI sizeoutbuff (reg/v:SI 145 [ sizeoutbuff ])) -1
     (nil))
(debug_insn 124 123 125 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":963:7 -1
     (nil))
(debug_insn 125 124 126 16 (var_location:SI outputaddr (reg/v/f:SI 153 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":963:18 -1
     (nil))
(debug_insn 126 125 127 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:7 -1
     (nil))
(insn 127 126 128 16 (set (reg/f:SI 165)
        (plus:SI (reg/f:SI 122 [ _10 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:56 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
        (nil)))
(insn 128 127 129 16 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ sizeoutbuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 145 [ sizeoutbuff ])
        (nil)))
(insn 129 128 130 16 (set (reg:SI 2 r2)
        (reg/v/f:SI 153 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pOutBuff ])
        (nil)))
(insn 130 129 131 16 (set (reg:SI 1 r1)
        (reg/f:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 165)
        (nil)))
(insn 131 130 132 16 (set (reg:SI 0 r0)
        (reg/f:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
        (nil)))
(call_insn 132 131 133 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 133 132 135 16 (set (reg:SI 166)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 135 133 136 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(jump_insn 136 135 137 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 145)
(note 137 136 138 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:9 -1
     (nil))
(insn 139 138 140 17 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 17 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 141 140 142 17 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 142 141 12 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":972:9 -1
     (nil))
(insn 12 142 145 17 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":972:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 145 12 146 18 137 (nil) [1 uses])
(note 146 145 147 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 -1
     (nil))
(insn 148 147 149 18 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 18 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 _18->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 18 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 151 150 152 18 (set (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 _18->CSR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 152 151 153 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:5 -1
     (nil))
(insn 153 152 154 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (nil)))
(jump_insn 154 153 161 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 166)
(code_label 161 154 155 19 139 (nil) [1 uses])
(note 155 161 15 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 15 155 158 19 (set (reg:SI 150 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1015:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 158 15 159 20 135 (nil) [1 uses])
(note 159 158 160 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 162 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:5 -1
     (nil))
(insn 162 160 163 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (nil)))
(jump_insn 163 162 164 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 161)
(note 164 163 165 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 299 21 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 299 165 166 21 (set (reg/f:SI 186)
        (symbol_ref:SI ("CORDIC_DMAError") [flags 0x3]  <function_decl 0000000006b22f00 CORDIC_DMAError>)) -1
     (nil))
(code_label 166 299 167 22 138 (nil) [1 uses])
(note 167 166 168 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:7 -1
     (nil))
(insn 169 168 170 22 (set (reg/f:SI 133 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 24 [0x18])) [6 hcordic_45(D)->hdmaIn+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 169 171 22 (set (reg/f:SI 167)
        (symbol_ref:SI ("CORDIC_DMAInCplt") [flags 0x3]  <function_decl 0000000006b22d00 CORDIC_DMAInCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 170 172 22 (set (mem/f:SI (plus:SI (reg/f:SI 133 [ _21 ])
                (const_int 44 [0x2c])) [7 _21->XferCpltCallback+0 S4 A32])
        (reg/f:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (nil)))
(debug_insn 172 171 174 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":985:7 -1
     (nil))
(insn 174 172 175 22 (set (mem/f:SI (plus:SI (reg/f:SI 133 [ _21 ])
                (const_int 52 [0x34])) [7 _21->XferErrorCallback+0 S4 A32])
        (reg/f:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":985:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 186)
        (nil)))
(debug_insn 175 174 176 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:7 -1
     (nil))
(insn 176 175 177 22 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 prephitmp_96->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 22 (set (reg:SI 169)
        (and:SI (reg:SI 134 [ _23 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (nil)))
(insn 178 177 179 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 179 178 180 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 180 179 181 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:9 -1
     (nil))
(insn 182 181 183 23 (set (reg/v:SI 154 [ NbCalc ])
        (ashift:SI (reg/v:SI 154 [ NbCalc ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:20 147 {*arm_shiftsi3}
     (nil))
(debug_insn 183 182 184 23 (var_location:SI sizeinbuff (reg/v:SI 154 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:20 -1
     (nil))
(code_label 184 183 185 24 140 (nil) [1 uses])
(note 185 184 186 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 186 185 187 24 (var_location:SI sizeinbuff (reg/v:SI 154 [ NbCalc ])) -1
     (nil))
(debug_insn 187 186 188 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":998:7 -1
     (nil))
(debug_insn 188 187 189 24 (var_location:SI inputaddr (reg/v/f:SI 152 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":998:18 -1
     (nil))
(debug_insn 189 188 190 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:7 -1
     (nil))
(insn 190 189 191 24 (set (reg/f:SI 170)
        (plus:SI (reg/f:SI 130 [ _18 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:66 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
        (nil)))
(insn 191 190 192 24 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ NbCalc ])
        (nil)))
(insn 192 191 193 24 (set (reg:SI 2 r2)
        (reg/f:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (nil)))
(insn 193 192 194 24 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ pInBuff ])
        (nil)))
(insn 194 193 195 24 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (nil)))
(call_insn 195 194 196 24 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 196 195 198 24 (set (reg:SI 150 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 198 196 199 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 200 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 208)
(note 200 199 201 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 201 200 202 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:9 -1
     (nil))
(insn 202 201 203 25 (set (reg:SI 138 [ _28 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 203 202 204 25 (set (reg:SI 139 [ _29 ])
        (ior:SI (reg:SI 138 [ _28 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _28 ])
        (nil)))
(insn 204 203 205 25 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 139 [ _29 ])
            (nil))))
(debug_insn 205 204 13 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1007:9 -1
     (nil))
(insn 13 205 208 25 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1007:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 208 13 209 26 141 (nil) [1 uses])
(note 209 208 210 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 -1
     (nil))
(insn 211 210 212 26 (set (reg/f:SI 140 [ _30 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (nil)))
(insn 212 211 213 26 (set (reg:SI 141 [ _31 ])
        (mem/v:SI (reg/f:SI 140 [ _30 ]) [1 _30->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 26 (set (reg:SI 142 [ _32 ])
        (ior:SI (reg:SI 141 [ _31 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _31 ])
        (nil)))
(insn 214 213 217 26 (set (mem/v:SI (reg/f:SI 140 [ _30 ]) [1 _30->CSR+0 S4 A32])
        (reg:SI 142 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (expr_list:REG_DEAD (reg/f:SI 140 [ _30 ])
            (nil))))
      ; pc falls through to BB 32
(code_label 217 214 218 27 134 (nil) [1 uses])
(note 218 217 219 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:5 -1
     (nil))
(insn 220 219 221 27 (set (reg:SI 143 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 27 (set (reg:SI 144 [ _34 ])
        (ior:SI (reg:SI 143 [ _33 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _33 ])
        (nil)))
(insn 222 221 223 27 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 144 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 144 [ _34 ])
            (nil))))
(debug_insn 223 222 14 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1023:5 -1
     (nil))
(insn 14 223 249 27 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1023:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 249 14 229 28 142 (nil) [1 uses])
(note 229 249 230 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 230 229 231 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 231 230 232 28 (set (reg:SI 173)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 231 233 28 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 173)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 233 232 234 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 234 233 236 28 (set (reg:SI 174)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 234 237 28 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 174) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 237 236 238 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(insn 238 237 239 28 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg/v:SI 155 [ DMADirection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
            (nil))))
(debug_insn 239 238 243 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
      ; pc falls through to BB 19
(note 243 239 244 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 244 243 246 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 246 244 248 29 (set (reg:SI 178 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 248 246 250 29 (set (reg:SI 149 [ _77 ])
        (zero_extend:SI (subreg:QI (reg:SI 178 [ hcordic_45(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178 [ hcordic_45(D)->State ])
        (nil)))
(insn 250 248 251 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ _77 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _77 ])
        (nil)))
(jump_insn 251 250 277 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 482268316 (nil)))
 -> 249)
      ; pc falls through to BB 27
(code_label 277 251 255 30 144 (nil) [1 uses])
(note 255 277 256 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 256 255 257 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 257 256 258 30 (set (reg:SI 179)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 30 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 259 258 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 260 259 262 30 (set (reg:SI 180)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 260 263 30 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 180) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (nil))
(debug_insn 263 262 265 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(insn 265 263 266 30 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 266 265 270 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
      ; pc falls through to BB 13
(code_label 270 266 271 31 132 (nil) [1 uses])
(note 271 270 272 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 274 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 274 272 276 31 (set (reg:SI 185 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 276 274 278 31 (set (reg:SI 148 [ _75 ])
        (zero_extend:SI (subreg:QI (reg:SI 185 [ hcordic_45(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 185 [ hcordic_45(D)->State ])
        (nil)))
(insn 278 276 279 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ _75 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _75 ])
        (nil)))
(jump_insn 279 278 286 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870924 (nil)))
 -> 277)
      ; pc falls through to BB 27
(note 286 279 284 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 284 286 285 32 (set (reg/i:SI 0 r0)
        (reg:SI 150 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ <retval> ])
        (nil)))
(insn 285 284 0 32 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1025:1 -1
     (nil))

;; Function HAL_CORDIC_ErrorCallback (HAL_CORDIC_ErrorCallback, funcdef_no=351, decl_uid=8734, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))

;; Function CORDIC_DMAError (CORDIC_DMAError, funcdef_no=347, decl_uid=9998, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


CORDIC_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,5u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 114[108,108] 115[109,109] 116[110,110] 117[111,111] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[102],103[103]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[2],7[9],13[12],102[102],103[103]
;; rd  gen 	(5) 113[107],114[108],115[109],116[110],117[111]
;; rd  kill	(7) 14[13,14],113[107],114[108],115[109],116[110],117[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(7){ d9(bb 0 insn -1) }u17(13){ d12(bb 0 insn -1) }u18(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
Processing use of (reg 115 [ hcordic ]) in insn 12:
  Adding insn 7 to worklist
Processing use of (subreg (reg 117) 0) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 116 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ hcordic ]) in insn 14:
Processing use of (reg 114 [ _2 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 115 [ hcordic ]) in insn 16:
Processing use of (reg 113 [ _1 ]) in insn 15:
Processing use of (reg 13 sp) in insn 19:
Processing use of (reg 0 r0) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 115 [ hcordic ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,5u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 116 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1321:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 115 [ hcordic ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ hdma ])
                (const_int 40 [0x28])) [12 hdma_4(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 115 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:25 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:3 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 117)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 10 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_5->State+0 S1 A8])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 115 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ hcordic ])
        (nil)))
(call_insn 19 18 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_ErrorCallback") [flags 0x3]  <function_decl 00000000068b8e00 HAL_CORDIC_ErrorCallback>) [0 HAL_CORDIC_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_ErrorCallback") [flags 0x3]  <function_decl 00000000068b8e00 HAL_CORDIC_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_CORDIC_CalculateCpltCallback (HAL_CORDIC_CalculateCpltCallback, funcdef_no=353, decl_uid=8736, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_CalculateCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_CalculateCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))

;; Function CORDIC_DMAInCplt (CORDIC_DMAInCplt, funcdef_no=345, decl_uid=9994, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


CORDIC_DMAInCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,6u} r118={1d,1u} r119={1d,2u} r120={1d,1u} 
;;    total ref usage 148{115d,33u,0e} in 21{20 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 105, 106, 107
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,101] 101[102,102] 102[103,103] 103[104,104] 104[105,105] 105[106,106] 106[107,107] 113[108,108] 114[109,109] 115[110,110] 117[111,111] 118[112,112] 119[113,113] 120[114,114] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[103],103[104]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[103],103[104]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[103],103[104]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d103(bb 0 insn -1) }u3(103){ d104(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 117 118 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 115 117 118 119
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[103],103[104]
;; rd  gen 	(7) 100[101],113[108],114[109],115[110],117[111],118[112],119[113]
;; rd  kill	(8) 100[100,101],113[108],114[109],115[110],117[111],118[112],119[113]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; rd  out 	(6) 7[9],13[12],102[103],103[104],117[111],119[113]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ d9(bb 0 insn -1) }u16(13){ d12(bb 0 insn -1) }u17(102){ d103(bb 0 insn -1) }u18(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  gen 	 0 [r0] 120
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[9],13[12],102[103],103[104],117[111],119[113]
;; rd  gen 	(1) 120[114]
;; rd  kill	(3) 14[13,14],120[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(7){ d9(bb 0 insn -1) }u27(13){ d12(bb 0 insn -1) }u28(102){ d103(bb 0 insn -1) }u29(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[103],103[104],117[111],119[113]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u30(7){ d9(bb 0 insn -1) }u31(13){ d12(bb 0 insn -1) }u32(102){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[103],103[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
Processing use of (reg 117 [ hcordic ]) in insn 21:
  Adding insn 7 to worklist
Processing use of (reg 120) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 118 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ hcordic ]) in insn 25:
Processing use of (subreg (reg 119 [ hcordic_8->DMADirection ]) 0) in insn 25:
  Adding insn 15 to worklist
Processing use of (reg 117 [ hcordic ]) in insn 15:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 117 [ hcordic ]) in insn 27:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 117 [ hcordic ]) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 115 [ _3 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 119 [ hcordic_8->DMADirection ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAInCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,6u} r118={1d,1u} r119={1d,2u} r120={1d,1u} 
;;    total ref usage 148{115d,33u,0e} in 21{20 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 118 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1261:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 117 [ hcordic ])
        (mem/f:SI (plus:SI (reg/v/f:SI 118 [ hdma ])
                (const_int 40 [0x28])) [12 hdma_7(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 117 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:25 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hcordic ]) [3 hcordic_8->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 119 [ hcordic_8->DMADirection ])
        (mem:SI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_8->DMADirection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hcordic_8->DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 31)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 120)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (mem:SI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_8->DMADirection+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 22 21 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1274:5 -1
     (nil))
(insn 25 22 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_8->State+0 S1 A8])
        (subreg:QI (reg:SI 119 [ hcordic_8->DMADirection ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1274:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hcordic_8->DMADirection ])
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 0 r0)
        (reg/v/f:SI 117 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hcordic ])
        (nil)))
(call_insn 28 27 31 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 31 28 32 4 169 (nil) [1 uses])
(note 32 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function CORDIC_DMAOutCplt (CORDIC_DMAOutCplt, funcdef_no=346, decl_uid=9996, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


CORDIC_DMAOutCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,5u} r117={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 136{114d,22u,0e} in 18{17 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 114[108,108] 115[109,109] 116[110,110] 117[111,111] 118[112,112] 119[113,113] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[102],103[103]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117 118 119
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[2],7[9],13[12],102[102],103[103]
;; rd  gen 	(7) 113[107],114[108],115[109],116[110],117[111],118[112],119[113]
;; rd  kill	(9) 14[13,14],113[107],114[108],115[109],116[110],117[111],118[112],119[113]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ d9(bb 0 insn -1) }u20(13){ d12(bb 0 insn -1) }u21(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 116 [ hcordic ]) in insn 10:
  Adding insn 7 to worklist
Processing use of (reg 117 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 115 [ _3 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 116 [ hcordic ]) in insn 16:
Processing use of (reg 118) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 116 [ hcordic ]) in insn 20:
Processing use of (subreg (reg 119) 0) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 13 sp) in insn 23:
Processing use of (reg 0 r0) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 116 [ hcordic ]) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAOutCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,5u} r117={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 136{114d,22u,0e} in 18{17 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 116 [ hcordic ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [12 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 116 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:25 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 116 [ hcordic ]) [3 hcordic_6->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 118)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (mem:SI (plus:SI (reg/v/f:SI 116 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_6->DMADirection+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:3 -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 119)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 18 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_6->State+0 S1 A8])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 116 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ hcordic ])
        (nil)))
(call_insn 23 22 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_CORDIC_IRQHandler (HAL_CORDIC_IRQHandler, funcdef_no=340, decl_uid=8738, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 12 (    1)


HAL_CORDIC_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,11u} r12={2d} r13={1d,12u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,6u} r101={1d} r102={1d,11u} r103={1d,10u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r116={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,3u} r129={1d,1u} r131={1d,1u} r134={1d,3u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,18u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 254{142d,112u,0e} in 86{85 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 110, 111, 112
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,106] 101[107,107] 102[108,108] 103[109,109] 104[110,110] 105[111,111] 106[112,112] 113[113,113] 114[114,114] 116[115,115] 119[116,116] 122[117,117] 123[118,118] 125[119,119] 126[120,120] 129[121,121] 131[122,122] 134[123,123] 136[124,124] 138[125,125] 141[126,126] 143[127,127] 144[128,128] 145[129,129] 146[130,130] 147[131,132] 148[133,133] 149[134,134] 150[135,135] 151[136,137] 152[138,138] 153[139,139] 154[140,140] 155[141,141] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d108(102){ }d109(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[108],103[109]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[108],103[109]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[108],103[109]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d108(bb 0 insn -1) }u3(103){ d109(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 143 144
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 143 144
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[108],103[109]
;; rd  gen 	(5) 100[106],113[113],114[114],143[127],144[128]
;; rd  kill	(11) 100[100,101,102,103,104,105,106],113[113],114[114],143[127],144[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d9(bb 0 insn -1) }u11(13){ d12(bb 0 insn -1) }u12(102){ d108(bb 0 insn -1) }u13(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 116
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;; rd  gen 	(2) 100[105],116[115]
;; rd  kill	(8) 100[100,101,102,103,104,105,106],116[115]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d9(bb 0 insn -1) }u18(13){ d12(bb 0 insn -1) }u19(102){ d108(bb 0 insn -1) }u20(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 100 [cc] 125 126 129 145 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 125 126 129 145 146 147 148
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;; rd  gen 	(8) 100[104],125[119],126[120],129[121],145[129],146[130],147[132],148[133]
;; rd  kill	(15) 100[100,101,102,103,104,105,106],125[119],126[120],129[121],145[129],146[130],147[131,132],148[133]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; rd  out 	(7) 7[9],13[12],102[108],103[109],113[113],126[120],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(7){ d9(bb 0 insn -1) }u39(13){ d12(bb 0 insn -1) }u40(102){ d108(bb 0 insn -1) }u41(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; lr  def 	 131 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; live  gen 	 131 149
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[108],103[109],113[113],126[120],143[127]
;; rd  gen 	(2) 131[122],149[134]
;; rd  kill	(2) 131[122],149[134]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 5 4 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(7){ d9(bb 0 insn -1) }u49(13){ d12(bb 0 insn -1) }u50(102){ d108(bb 0 insn -1) }u51(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 119
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[108],103[109],113[113],126[120],143[127]
;; rd  gen 	(2) 100[103],119[116]
;; rd  kill	(8) 100[100,101,102,103,104,105,106],119[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; rd  out 	(7) 7[9],13[12],102[108],103[109],113[113],119[116],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(7){ d9(bb 0 insn -1) }u56(13){ d12(bb 0 insn -1) }u57(102){ d108(bb 0 insn -1) }u58(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; lr  def 	 100 [cc] 134 136 138 150 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; live  gen 	 100 [cc] 134 136 138 150 151 152
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[108],103[109],113[113],119[116],143[127]
;; rd  gen 	(7) 100[102],134[123],136[124],138[125],150[135],151[137],152[138]
;; rd  kill	(14) 100[100,101,102,103,104,105,106],134[123],136[124],138[125],150[135],151[136,137],152[138]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; rd  out 	(7) 7[9],13[12],102[108],103[109],113[113],134[123],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(7){ d9(bb 0 insn -1) }u76(13){ d12(bb 0 insn -1) }u77(102){ d108(bb 0 insn -1) }u78(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; lr  def 	 141 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; live  gen 	 141 153
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[108],103[109],113[113],134[123],143[127]
;; rd  gen 	(2) 141[126],153[139]
;; rd  kill	(2) 141[126],153[139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 6 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(7){ d9(bb 0 insn -1) }u86(13){ d12(bb 0 insn -1) }u87(102){ d108(bb 0 insn -1) }u88(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 154
;; live  kill	
;; rd  in  	(8) 7[9],13[12],102[108],103[109],113[113],119[116],134[123],143[127]
;; rd  gen 	(2) 100[101],154[140]
;; rd  kill	(8) 100[100,101,102,103,104,105,106],154[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u92(7){ d9(bb 0 insn -1) }u93(13){ d12(bb 0 insn -1) }u94(102){ d108(bb 0 insn -1) }u95(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 123 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 0 [r0] 122 123 155
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;; rd  gen 	(3) 122[117],123[118],155[141]
;; rd  kill	(5) 14[13,14],122[117],123[118],155[141]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[108],103[109]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 10 2 3 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(7){ d9(bb 0 insn -1) }u106(13){ d12(bb 0 insn -1) }u107(102){ d108(bb 0 insn -1) }u108(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[108],103[109],113[113],143[127]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[108],103[109]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u109(7){ d9(bb 0 insn -1) }u110(13){ d12(bb 0 insn -1) }u111(102){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[108],103[109]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 60 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 77 to worklist
  Adding insn 68 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 101 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ _1 ]) in insn 104:
  Adding insn 7 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 106:
Processing use of (reg 123 [ _11 ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 122 [ _10 ]) in insn 105:
Processing use of (reg 143 [ hcordic ]) in insn 110:
Processing use of (subreg (reg 155) 0) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 13 sp) in insn 113:
Processing use of (reg 0 r0) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 112:
Processing use of (reg 100 cc) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 154 [ hcordic_15(D)->NbCalcToGet ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 99:
Processing use of (reg 113 [ _1 ]) in insn 90:
Processing use of (reg 141 [ _38 ]) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 134 [ _31 ]) in insn 89:
  Adding insn 75 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 75:
Processing use of (reg 143 [ hcordic ]) in insn 93:
Processing use of (reg 153) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 134 [ _31 ]) in insn 92:
Processing use of (reg 143 [ hcordic ]) in insn 68:
Processing use of (reg 150) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 119 [ _7 ]) in insn 67:
  Adding insn 58 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 58:
Processing use of (reg 113 [ _1 ]) in insn 77:
Processing use of (reg 136 [ _33 ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 151) in insn 76:
  Adding insn 137 to worklist
Processing use of (reg 134 [ _31 ]) in insn 137:
Processing use of (reg 143 [ hcordic ]) in insn 80:
Processing use of (reg 151) in insn 80:
Processing use of (reg 113 [ _1 ]) in insn 82:
Processing use of (reg 100 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 152) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 138 [ _35 ]) in insn 84:
Processing use of (reg 100 cc) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 119 [ _7 ]) in insn 59:
Processing use of (reg 113 [ _1 ]) in insn 48:
Processing use of (reg 126 [ _23 ]) in insn 49:
  Adding insn 36 to worklist
Processing use of (reg 131 [ _28 ]) in insn 49:
Processing use of (reg 143 [ hcordic ]) in insn 36:
Processing use of (reg 143 [ hcordic ]) in insn 52:
Processing use of (reg 149) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 126 [ _23 ]) in insn 51:
Processing use of (reg 143 [ hcordic ]) in insn 28:
Processing use of (reg 145) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 146 [ hcordic_15(D)->NbCalcToGet ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 143 [ hcordic ]) in insn 26:
Processing use of (reg 113 [ _1 ]) in insn 35:
Processing use of (reg 125 [ _22 ]) in insn 37:
Processing use of (reg 147) in insn 37:
  Adding insn 136 to worklist
Processing use of (reg 126 [ _23 ]) in insn 136:
Processing use of (reg 143 [ hcordic ]) in insn 40:
Processing use of (reg 147) in insn 40:
Processing use of (reg 113 [ _1 ]) in insn 42:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 148) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 129 [ _26 ]) in insn 43:
Processing use of (reg 113 [ _1 ]) in insn 18:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 116 [ _4 ]) in insn 22:
Processing use of (reg 113 [ _1 ]) in insn 8:
Processing use of (reg 100 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 144) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 114 [ _2 ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,11u} r12={2d} r13={1d,12u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,6u} r101={1d} r102={1d,11u} r103={1d,10u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r116={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,3u} r129={1d,1u} r131={1d,1u} r134={1d,3u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,18u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 254{142d,112u,0e} in 86{85 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 143 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1102:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 143 [ hcordic ]) [3 hcordic_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 144)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 11 10 15 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 15)
      ; pc falls through to BB 11
(code_label 15 11 16 3 176 (nil) [1 uses])
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:5 -1
     (nil))
(insn 18 17 22 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 18 23 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:58 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 116)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:58 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 116)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:7 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 4 (set (reg:SI 145)
        (plus:SI (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
        (nil)))
(insn 28 27 29 4 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:SI D#4 (plus:SI (reg/v/f:SI 143 [ hcordic ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI hcordic (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI ppOutBuff (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 35 34 36 4 (set (reg:SI 125 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 136 4 (set (reg/f:SI 126 [ _23 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 36 37 4 (set (reg/f:SI 147)
        (reg/f:SI 126 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 -1
     (nil))
(insn 37 136 38 4 (set (mem:SI (post_inc:SI (reg/f:SI 147)) [1 *_23+0 S4 A32])
        (reg:SI 125 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 125 [ _22 ])
            (nil))))
(debug_insn 38 37 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(insn 40 38 41 4 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])
        (reg/f:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 42 41 43 4 (set (reg:SI 129 [ _26 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 148)
        (and:SI (reg:SI 129 [ _26 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _26 ])
        (nil)))
(insn 44 43 45 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 48 47 49 5 (set (reg:SI 131 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (mem:SI (plus:SI (reg/f:SI 126 [ _23 ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)_23 + 4B]+0 S4 A32])
        (reg:SI 131 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _28 ])
        (nil)))
(debug_insn 50 49 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 51 50 52 5 (set (reg/f:SI 149)
        (plus:SI (reg/f:SI 126 [ _23 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 126 [ _23 ])
        (nil)))
(insn 52 51 53 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])
        (reg/f:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(code_label 53 52 54 6 179 (nil) [1 uses])
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 6 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 56 55 57 6 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:7 -1
     (nil))
(insn 58 57 59 6 (set (reg:SI 119 [ _7 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_15(D)->NbCalcToOrder+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _7 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 60 59 64 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 64)
      ; pc falls through to BB 9
(code_label 64 60 65 7 180 (nil) [1 uses])
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:9 -1
     (nil))
(insn 67 66 68 7 (set (reg:SI 150)
        (plus:SI (reg:SI 119 [ _7 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 68 67 69 7 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_15(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI D#3 (plus:SI (reg/v/f:SI 143 [ hcordic ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI hcordic (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI ppInBuff (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 75 74 137 7 (set (reg/f:SI 134 [ _31 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 75 76 7 (set (reg/f:SI 151)
        (reg/f:SI 134 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 76 137 77 7 (set (reg:SI 136 [ _33 ])
        (mem:SI (post_inc:SI (reg/f:SI 151)) [1 *_31+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 151)
        (nil)))
(insn 77 76 78 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->WDATA+0 S4 A32])
        (reg:SI 136 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _33 ])
        (nil)))
(debug_insn 78 77 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(insn 80 78 81 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])
        (reg/f:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 82 81 84 7 (set (reg:SI 138 [ _35 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 82 85 7 (set (reg:SI 152)
        (and:SI (reg:SI 138 [ _35 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
        (nil)))
(insn 85 84 86 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 86 85 87 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 89 88 90 8 (set (reg:SI 141 [ _38 ])
        (mem:SI (plus:SI (reg/f:SI 134 [ _31 ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)_31 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->WDATA+0 S4 A32])
        (reg:SI 141 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _38 ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 92 91 93 8 (set (reg/f:SI 153)
        (plus:SI (reg/f:SI 134 [ _31 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 134 [ _31 ])
        (nil)))
(insn 93 92 94 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])
        (reg/f:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))
(code_label 94 93 95 9 181 (nil) [1 uses])
(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 9 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 98 97 99 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:7 -1
     (nil))
(insn 99 98 100 9 (set (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
        (nil)))
(jump_insn 101 100 102 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 116)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 116)
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 -1
     (nil))
(insn 104 103 105 10 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 10 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 106 105 107 10 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:9 -1
     (nil))
(insn 108 107 110 10 (set (reg:SI 155)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_15(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 111 110 112 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 -1
     (nil))
(insn 112 111 113 10 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hcordic ])
        (nil)))
(call_insn 113 112 116 10 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 116 113 117 11 175 (nil) [2 uses])
(note 117 116 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_CORDIC_GetState (HAL_CORDIC_GetState, funcdef_no=341, decl_uid=8740, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(4) 0[0],113[26],114[27],117[28]
;; rd  kill	(5) 0[0,1],113[26],114[27],117[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(0){ d0(bb 2 insn 15) }u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 15) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 15 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 15:
  Adding insn 10 to worklist
Processing use of (subreg (reg 117 [ hcordic_2(D)->State ]) 0) in insn 10:
Processing use of (reg 114 [ hcordic ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1175:3 -1
     (nil))
(insn 8 6 10 2 (set (reg:SI 117 [ hcordic_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1175:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(insn 10 8 15 2 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hcordic_2(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1175:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hcordic_2(D)->State ])
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1176:1 -1
     (nil))

;; Function HAL_CORDIC_GetError (HAL_CORDIC_GetError, funcdef_no=342, decl_uid=8742, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_CORDIC_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 40{28d,12u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(3) 0[0],113[26],114[27]
;; rd  kill	(4) 0[0,1],113[26],114[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(0){ d0(bb 2 insn 11) }u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 11) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 11 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 11:
Processing use of (reg 114 [ hcordic ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 40{28d,12u,0e} in 5{5 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1188:3 -1
     (nil))
(insn 7 6 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_2(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1188:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1189:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1189:1 -1
     (nil))
