

================================================================
== Vitis HLS Report for 'entry_proc9'
================================================================
* Date:           Wed Jun 29 08:15:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      47|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |cols_blk_n    |   9|          2|    1|          2|
    |cols_c_blk_n  |   9|          2|    1|          2|
    |rows_blk_n    |   9|          2|    1|          2|
    |rows_c_blk_n  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  45|         10|    5|         10|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   entry_proc9|  return value|
|rows_dout              |   in|   32|     ap_fifo|          rows|       pointer|
|rows_num_data_valid    |   in|    3|     ap_fifo|          rows|       pointer|
|rows_fifo_cap          |   in|    3|     ap_fifo|          rows|       pointer|
|rows_empty_n           |   in|    1|     ap_fifo|          rows|       pointer|
|rows_read              |  out|    1|     ap_fifo|          rows|       pointer|
|rows_c_din             |  out|   32|     ap_fifo|        rows_c|       pointer|
|rows_c_num_data_valid  |   in|    3|     ap_fifo|        rows_c|       pointer|
|rows_c_fifo_cap        |   in|    3|     ap_fifo|        rows_c|       pointer|
|rows_c_full_n          |   in|    1|     ap_fifo|        rows_c|       pointer|
|rows_c_write           |  out|    1|     ap_fifo|        rows_c|       pointer|
|cols_dout              |   in|   32|     ap_fifo|          cols|       pointer|
|cols_num_data_valid    |   in|    3|     ap_fifo|          cols|       pointer|
|cols_fifo_cap          |   in|    3|     ap_fifo|          cols|       pointer|
|cols_empty_n           |   in|    1|     ap_fifo|          cols|       pointer|
|cols_read              |  out|    1|     ap_fifo|          cols|       pointer|
|cols_c_din             |  out|   32|     ap_fifo|        cols_c|       pointer|
|cols_c_num_data_valid  |   in|    3|     ap_fifo|        cols_c|       pointer|
|cols_c_fifo_cap        |   in|    3|     ap_fifo|        cols_c|       pointer|
|cols_c_full_n          |   in|    1|     ap_fifo|        cols_c|       pointer|
|cols_c_write           |  out|    1|     ap_fifo|        cols_c|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

