<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>auacerreg.h source code [netbsd/sys/dev/pci/auacerreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="auacer_dmalist "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/auacerreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='auacerreg.h.html'>auacerreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: auacerreg.h,v 1.5 2018/02/08 09:05:19 dholland Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Lennart Augustsson.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_AUACERREG_H_">_DEV_PCI_AUACERREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_AUACERREG_H_" data-ref="_M/_DEV_PCI_AUACERREG_H_">_DEV_PCI_AUACERREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/ALI_SCR" data-ref="_M/ALI_SCR">ALI_SCR</dfn>		0x00	/* System Control Register */</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_RESET" data-ref="_M/ALI_SCR_RESET">ALI_SCR_RESET</dfn>		(1&lt;&lt;31)	/* master reset */</u></td></tr>
<tr><th id="37">37</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_AC97_DBL" data-ref="_M/ALI_SCR_AC97_DBL">ALI_SCR_AC97_DBL</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_CODEC_SPDF" data-ref="_M/ALI_SCR_CODEC_SPDF">ALI_SCR_CODEC_SPDF</dfn>	(3&lt;&lt;20)	/* 1=7/8, 2=6/9, 3=10/11 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_IN_BITS" data-ref="_M/ALI_SCR_IN_BITS">ALI_SCR_IN_BITS</dfn>	(3&lt;&lt;18)</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_OUT_BITS" data-ref="_M/ALI_SCR_OUT_BITS">ALI_SCR_OUT_BITS</dfn>	(3&lt;&lt;16)</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_6CH_CFG" data-ref="_M/ALI_SCR_6CH_CFG">ALI_SCR_6CH_CFG</dfn>	(3&lt;&lt;14)</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_PCM_4" data-ref="_M/ALI_SCR_PCM_4">ALI_SCR_PCM_4</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_PCM_6" data-ref="_M/ALI_SCR_PCM_6">ALI_SCR_PCM_6</dfn>		(2&lt;&lt;8)</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/ALI_SCR_PCM_246_MASK" data-ref="_M/ALI_SCR_PCM_246_MASK">ALI_SCR_PCM_246_MASK</dfn>	(ALI_SCR_PCM_4 | ALI_SCR_PCM_6)</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/ALI_SSR" data-ref="_M/ALI_SSR">ALI_SSR</dfn>		0x04	/* System Status Register  */</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/ALI_SSR_SEC_ID" data-ref="_M/ALI_SSR_SEC_ID">ALI_SSR_SEC_ID</dfn>	(3&lt;&lt;5)</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/ALI_SSR_PRI_ID" data-ref="_M/ALI_SSR_PRI_ID">ALI_SSR_PRI_ID</dfn>	(3&lt;&lt;3)</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/ALI_DMACR" data-ref="_M/ALI_DMACR">ALI_DMACR</dfn>	0x08	/* DMA Control Register */</u></td></tr>
<tr><th id="49">49</th><td><u>#define   <dfn class="macro" id="_M/ALI_DMACR_PAUSE" data-ref="_M/ALI_DMACR_PAUSE">ALI_DMACR_PAUSE</dfn> 16	/* offset for pause bits */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/ALI_FIFOCR1" data-ref="_M/ALI_FIFOCR1">ALI_FIFOCR1</dfn>	0x0c	/* FIFO Control Register 1 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/ALI_INTERFACECR" data-ref="_M/ALI_INTERFACECR">ALI_INTERFACECR</dfn>	0x10	/* Interface Control Register */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/ALI_INTERRUPTCR" data-ref="_M/ALI_INTERRUPTCR">ALI_INTERRUPTCR</dfn>	0x14	/* Interrupt Control Register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ALI_INTERRUPTSR" data-ref="_M/ALI_INTERRUPTSR">ALI_INTERRUPTSR</dfn>	0x18	/* Interrupt Status Register */</u></td></tr>
<tr><th id="54">54</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_MICIN2" data-ref="_M/ALI_INT_MICIN2">ALI_INT_MICIN2</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_PCMIN2" data-ref="_M/ALI_INT_PCMIN2">ALI_INT_PCMIN2</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="56">56</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_I2SIN" data-ref="_M/ALI_INT_I2SIN">ALI_INT_I2SIN</dfn>			(1&lt;&lt;24)</u></td></tr>
<tr><th id="57">57</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_SPDIFOUT" data-ref="_M/ALI_INT_SPDIFOUT">ALI_INT_SPDIFOUT</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="58">58</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_SPDIFIN" data-ref="_M/ALI_INT_SPDIFIN">ALI_INT_SPDIFIN</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_LFEOUT" data-ref="_M/ALI_INT_LFEOUT">ALI_INT_LFEOUT</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_CENTEROUT" data-ref="_M/ALI_INT_CENTEROUT">ALI_INT_CENTEROUT</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_CODECSPDIFOUT" data-ref="_M/ALI_INT_CODECSPDIFOUT">ALI_INT_CODECSPDIFOUT</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="62">62</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_MICIN" data-ref="_M/ALI_INT_MICIN">ALI_INT_MICIN</dfn>			(1&lt;&lt;18)</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_PCMOUT" data-ref="_M/ALI_INT_PCMOUT">ALI_INT_PCMOUT</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_PCMIN" data-ref="_M/ALI_INT_PCMIN">ALI_INT_PCMIN</dfn>			(1&lt;&lt;16)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_CPRAIS" data-ref="_M/ALI_INT_CPRAIS">ALI_INT_CPRAIS</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_SPRAIS" data-ref="_M/ALI_INT_SPRAIS">ALI_INT_SPRAIS</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="67">67</th><td><u>#define   <dfn class="macro" id="_M/ALI_INT_GPIO" data-ref="_M/ALI_INT_GPIO">ALI_INT_GPIO</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/ALI_FIFOCR2" data-ref="_M/ALI_FIFOCR2">ALI_FIFOCR2</dfn>	0x1c	/* FIFO Control Register 2 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/ALI_CPR" data-ref="_M/ALI_CPR">ALI_CPR</dfn>		0x20	/* Command Port Register */</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/ALI_CPR_ADDR_SECONDARY" data-ref="_M/ALI_CPR_ADDR_SECONDARY">ALI_CPR_ADDR_SECONDARY</dfn>	0x100</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/ALI_CPR_ADDR_READ" data-ref="_M/ALI_CPR_ADDR_READ">ALI_CPR_ADDR_READ</dfn>		0x80</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ALI_CPR_ADDR" data-ref="_M/ALI_CPR_ADDR">ALI_CPR_ADDR</dfn>	0x22	/* AC97 write addr */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/ALI_SPR" data-ref="_M/ALI_SPR">ALI_SPR</dfn>		0x24	/* Status Port Register */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/ALI_SPR_ADDR" data-ref="_M/ALI_SPR_ADDR">ALI_SPR_ADDR</dfn>	0x26	/* AC97 read addr */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ALI_FIFOCR3" data-ref="_M/ALI_FIFOCR3">ALI_FIFOCR3</dfn>	0x2c	/* FIFO Control Register 3 */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ALI_TTSR" data-ref="_M/ALI_TTSR">ALI_TTSR</dfn>	0x30	/* Transmit Tag Slot Register */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/ALI_RTSR" data-ref="_M/ALI_RTSR">ALI_RTSR</dfn>	0x34	/* Receive Tag Slot  Register */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/ALI_CSPSR" data-ref="_M/ALI_CSPSR">ALI_CSPSR</dfn>	0x38	/* Command/Status Port Status Register */</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/ALI_CSPSR_CODEC_READY" data-ref="_M/ALI_CSPSR_CODEC_READY">ALI_CSPSR_CODEC_READY</dfn>	0x08</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/ALI_CSPSR_READ_OK" data-ref="_M/ALI_CSPSR_READ_OK">ALI_CSPSR_READ_OK</dfn>	0x02</u></td></tr>
<tr><th id="81">81</th><td><u>#define   <dfn class="macro" id="_M/ALI_CSPSR_WRITE_OK" data-ref="_M/ALI_CSPSR_WRITE_OK">ALI_CSPSR_WRITE_OK</dfn>	0x01</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/ALI_CAS" data-ref="_M/ALI_CAS">ALI_CAS</dfn>		0x3c	/* Codec Write Semaphore Register */</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/ALI_CAS_SEM_BUSY" data-ref="_M/ALI_CAS_SEM_BUSY">ALI_CAS_SEM_BUSY</dfn>	0x80000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ALI_HWVOL" data-ref="_M/ALI_HWVOL">ALI_HWVOL</dfn>	0xf0	/* hardware volume control/status */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ALI_I2SCR" data-ref="_M/ALI_I2SCR">ALI_I2SCR</dfn>	0xf4	/* I2S control/status */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/ALI_SPDIFCSR" data-ref="_M/ALI_SPDIFCSR">ALI_SPDIFCSR</dfn>	0xf8	/* SPDIF Channel Status Register  */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/ALI_SPDIFICS" data-ref="_M/ALI_SPDIFICS">ALI_SPDIFICS</dfn>	0xfc	/* SPDIF Interface Control/Status  */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_BDBAR" data-ref="_M/ALI_OFF_BDBAR">ALI_OFF_BDBAR</dfn>	0x00	/* Buffer Descriptor list Base Address */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_CIV" data-ref="_M/ALI_OFF_CIV">ALI_OFF_CIV</dfn>	0x04	/* Current Index Value */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_LVI" data-ref="_M/ALI_OFF_LVI">ALI_OFF_LVI</dfn>	0x05	/* Last Valid Index */</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/ALI_LVI_MASK" data-ref="_M/ALI_LVI_MASK">ALI_LVI_MASK</dfn>	0x1f</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_SR" data-ref="_M/ALI_OFF_SR">ALI_OFF_SR</dfn>	0x06	/* Status Register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_DMA_INT_FIFO" data-ref="_M/ALI_SR_DMA_INT_FIFO">ALI_SR_DMA_INT_FIFO</dfn>	  (1&lt;&lt;4) /* fifo under/over flow */</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_DMA_INT_COMPLETE" data-ref="_M/ALI_SR_DMA_INT_COMPLETE">ALI_SR_DMA_INT_COMPLETE</dfn> (1&lt;&lt;3) /* buffer read/write complete and ioc set */</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_DMA_INT_LVI" data-ref="_M/ALI_SR_DMA_INT_LVI">ALI_SR_DMA_INT_LVI</dfn>	  (1&lt;&lt;2) /* last valid done */</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_DMA_INT_CELV" data-ref="_M/ALI_SR_DMA_INT_CELV">ALI_SR_DMA_INT_CELV</dfn>	  (1&lt;&lt;1) /* last valid is current */</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_DMA_INT_DCH" data-ref="_M/ALI_SR_DMA_INT_DCH">ALI_SR_DMA_INT_DCH</dfn>	  (1&lt;&lt;0) /* DMA Controller Halted (happens on LVI interrupts) */</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/ALI_SR_W1TC" data-ref="_M/ALI_SR_W1TC">ALI_SR_W1TC</dfn> (ALI_SR_DMA_INT_LVI | ALI_SR_DMA_INT_COMPLETE | ALI_SR_DMA_INT_FIFO | ALI_SR_DMA_INT_CELV)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_PICB" data-ref="_M/ALI_OFF_PICB">ALI_OFF_PICB</dfn>	0x08	/* Position In Current Buffer */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/ALI_PIV" data-ref="_M/ALI_PIV">ALI_PIV</dfn>		0x0a	/* 5 bits prefetched index value */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ALI_OFF_CR" data-ref="_M/ALI_OFF_CR">ALI_OFF_CR</dfn>	0x0b	/* Control Register */</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/ALI_CR_IOCE" data-ref="_M/ALI_CR_IOCE">ALI_CR_IOCE</dfn>	0x10	/* Int On Completion Enable */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	  <dfn class="macro" id="_M/ALI_CR_FEIE" data-ref="_M/ALI_CR_FEIE">ALI_CR_FEIE</dfn>	0x08	/* Fifo Error Int Enable */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	  <dfn class="macro" id="_M/ALI_CR_LVBIE" data-ref="_M/ALI_CR_LVBIE">ALI_CR_LVBIE</dfn>	0x04	/* Last Valid Buf Int Enable */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	  <dfn class="macro" id="_M/ALI_CR_RR" data-ref="_M/ALI_CR_RR">ALI_CR_RR</dfn>	0x02	/* 1 - Reset Regs */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	  <dfn class="macro" id="_M/ALI_CR_RPBM" data-ref="_M/ALI_CR_RPBM">ALI_CR_RPBM</dfn>	0x01	/* 1 - Run, 0 - Pause */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_PI" data-ref="_M/ALI_BASE_PI">ALI_BASE_PI</dfn>		0x40	/* PCM In */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_PO" data-ref="_M/ALI_BASE_PO">ALI_BASE_PO</dfn>		0x50	/* PCM Out */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_MC" data-ref="_M/ALI_BASE_MC">ALI_BASE_MC</dfn>		0x60	/* Mic In */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_CODEC_SPDIFO" data-ref="_M/ALI_BASE_CODEC_SPDIFO">ALI_BASE_CODEC_SPDIFO</dfn>	0x70	/* Codec SPDIF Out  */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_CENTER" data-ref="_M/ALI_BASE_CENTER">ALI_BASE_CENTER</dfn>		0x80	/* Center out */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_LFE" data-ref="_M/ALI_BASE_LFE">ALI_BASE_LFE</dfn>		0x90	/* ? */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_CTL_SPDIFI" data-ref="_M/ALI_BASE_CTL_SPDIFI">ALI_BASE_CTL_SPDIFI</dfn>	0xa0	/* Controller SPDIF In */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ALI_BASE_CTL_SPDIFO" data-ref="_M/ALI_BASE_CTL_SPDIFO">ALI_BASE_CTL_SPDIFO</dfn>	0xb0	/* Controller SPDIF Out */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ALI_PORT2SLOT" data-ref="_M/ALI_PORT2SLOT">ALI_PORT2SLOT</dfn>(port) (((port) - 0x40) / 0x10)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ALI_PORT2INTR" data-ref="_M/ALI_PORT2INTR">ALI_PORT2INTR</dfn>(port) (ALI_PORT2SLOT(port) + 16)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_AC97SP" data-ref="_M/ALI_IF_AC97SP">ALI_IF_AC97SP</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_MC" data-ref="_M/ALI_IF_MC">ALI_IF_MC</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_PI" data-ref="_M/ALI_IF_PI">ALI_IF_PI</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_MC2" data-ref="_M/ALI_IF_MC2">ALI_IF_MC2</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_PI2" data-ref="_M/ALI_IF_PI2">ALI_IF_PI2</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_LINE_SRC" data-ref="_M/ALI_IF_LINE_SRC">ALI_IF_LINE_SRC</dfn>		(1&lt;&lt;15)	/* 0/1 = slot 3/6 */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_MIC_SRC" data-ref="_M/ALI_IF_MIC_SRC">ALI_IF_MIC_SRC</dfn>		(1&lt;&lt;14)	/* 0/1 = slot 3/6 */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_SPDF_SRC" data-ref="_M/ALI_IF_SPDF_SRC">ALI_IF_SPDF_SRC</dfn>		(3&lt;&lt;12)	/* 00 = PCM, 01 = AC97-in, 10 = spdif-in, 11 = i2s */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_AC97_OUT" data-ref="_M/ALI_IF_AC97_OUT">ALI_IF_AC97_OUT</dfn>	(3&lt;&lt;8)	/* 00 = PCM, 10 = spdif-in, 11 = i2s */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_PO_SPDF" data-ref="_M/ALI_IF_PO_SPDF">ALI_IF_PO_SPDF</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ALI_IF_PO" data-ref="_M/ALI_IF_PO">ALI_IF_PO</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ALI_INT_MASK" data-ref="_M/ALI_INT_MASK">ALI_INT_MASK</dfn>		(ALI_INT_SPDIFOUT|ALI_INT_CODECSPDIFOUT|ALI_INT_MICIN|ALI_INT_PCMOUT|ALI_INT_PCMIN)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ALI_SAMPLE_SIZE" data-ref="_M/ALI_SAMPLE_SIZE">ALI_SAMPLE_SIZE</dfn> 2</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> * according to the dev/audiovar.h AU_RING_SIZE is 2^16, what fits</i></td></tr>
<tr><th id="141">141</th><td><i> * in our limits perfectly, i.e. setting it to higher value</i></td></tr>
<tr><th id="142">142</th><td><i> * in your kernel config would improve performance, still 2^21 is the max</i></td></tr>
<tr><th id="143">143</th><td><i> */</i></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/ALI_DMALIST_MAX" data-ref="_M/ALI_DMALIST_MAX">ALI_DMALIST_MAX</dfn>	32</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/ALI_DMASEG_MAX" data-ref="_M/ALI_DMASEG_MAX">ALI_DMASEG_MAX</dfn>	(65536*2)	/* 64k samples, 2x16 bit samples */</u></td></tr>
<tr><th id="146">146</th><td><b>struct</b> <dfn class="type def" id="auacer_dmalist" title='auacer_dmalist' data-ref="auacer_dmalist" data-ref-filename="auacer_dmalist">auacer_dmalist</dfn> {</td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="auacer_dmalist::base" title='auacer_dmalist::base' data-ref="auacer_dmalist::base" data-ref-filename="auacer_dmalist..base">base</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="auacer_dmalist::len" title='auacer_dmalist::len' data-ref="auacer_dmalist::len" data-ref-filename="auacer_dmalist..len">len</dfn>;</td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/ALI_DMAF_IOC" data-ref="_M/ALI_DMAF_IOC">ALI_DMAF_IOC</dfn>	0x80000000	/* 1-int on complete */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/ALI_DMAF_BUP" data-ref="_M/ALI_DMAF_BUP">ALI_DMAF_BUP</dfn>	0x40000000	/* 0-retrans last, 1-transmit 0 */</u></td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_AUACERREG_H_ */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='auacer.c.html'>netbsd/sys/dev/pci/auacer.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
