#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002677119c330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002677119c4c0 .scope module, "switch_port" "switch_port" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 4 "source_in";
    .port_info 4 /INPUT 4 "target_in";
    .port_info 5 /INPUT 1 "grant";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /INPUT 16 "data_in0";
    .port_info 8 /INPUT 16 "data_in1";
    .port_info 9 /INPUT 16 "data_in2";
    .port_info 10 /INPUT 16 "data_in3";
    .port_info 11 /INPUT 2 "mux_select";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 4 "source_out";
    .port_info 14 /OUTPUT 4 "target_out";
    .port_info 15 /OUTPUT 8 "data_out";
enum0000026771148300 .enum4 (2)
   "IDLE" 2'b00,
   "ROUTE" 2'b01,
   "ARB_WAIT" 2'b10,
   "TRANSMIT" 2'b11
 ;
enum00000267711483a0 .enum4 (2)
   "ERR" 2'b00,
   "SDP" 2'b01,
   "MDP" 2'b10,
   "BDP" 2'b11
 ;
v0000026771209e00_0 .net *"_ivl_7", 15 0, v000002677120ada0_0;  1 drivers
o00000267711b6518 .functor BUFZ 1, C4<z>; HiZ drive
v000002677120a1c0_0 .net "clk", 0 0, o00000267711b6518;  0 drivers
o00000267711b6938 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000026771209ea0_0 .net "data_in", 7 0, o00000267711b6938;  0 drivers
o00000267711b6968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002677120a760_0 .net "data_in0", 15 0, o00000267711b6968;  0 drivers
o00000267711b6998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002677120a800_0 .net "data_in1", 15 0, o00000267711b6998;  0 drivers
o00000267711b69c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002677120a8a0_0 .net "data_in2", 15 0, o00000267711b69c8;  0 drivers
o00000267711b69f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000026771209f40_0 .net "data_in3", 15 0, o00000267711b69f8;  0 drivers
v0000026771209cc0_0 .net "data_out", 7 0, L_000002677120b2a0;  1 drivers
v000002677120ada0_0 .var "data_out_mux", 15 0;
v000002677120a300_0 .net "fifo_data_out", 15 0, v00000267711b2690_0;  1 drivers
v000002677120b340_0 .net "fifo_empty", 0 0, L_000002677120b020;  1 drivers
v000002677120aa80_0 .net "fifo_full", 0 0, L_0000026771209a40;  1 drivers
o00000267711b6668 .functor BUFZ 1, C4<z>; HiZ drive
v000002677120a620_0 .net "grant", 0 0, o00000267711b6668;  0 drivers
v000002677120a3a0_0 .net "header_out", 7 0, L_000002677120a080;  1 drivers
o00000267711b6a88 .functor BUFZ 2, C4<zz>; HiZ drive
v0000026771209d60_0 .net "mux_select", 1 0, o00000267711b6a88;  0 drivers
o00000267711b66c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002677120b480_0 .net "rst_n", 0 0, o00000267711b66c8;  0 drivers
o00000267711b6ab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000267712099a0_0 .net "source_in", 3 0, o00000267711b6ab8;  0 drivers
v0000026771209fe0_0 .net "source_out", 3 0, L_000002677120b3e0;  1 drivers
o00000267711b6b18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002677120ad00_0 .net "target_in", 3 0, o00000267711b6b18;  0 drivers
v000002677120a940_0 .net "target_out", 3 0, L_000002677120b200;  1 drivers
o00000267711b66f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002677120a260_0 .net "valid_in", 0 0, o00000267711b66f8;  0 drivers
v000002677120ae40_0 .var "valid_out", 0 0;
E_00000267711b15e0/0 .event anyedge, v0000026771209d60_0, v000002677120a760_0, v000002677120a800_0, v000002677120a8a0_0;
E_00000267711b15e0/1 .event anyedge, v0000026771209f40_0;
E_00000267711b15e0 .event/or E_00000267711b15e0/0, E_00000267711b15e0/1;
L_000002677120a580 .concat [ 8 4 4 0], o00000267711b6938, o00000267711b6b18, o00000267711b6ab8;
L_000002677120b3e0 .part v000002677120ada0_0, 12, 4;
L_000002677120b200 .part v000002677120ada0_0, 8, 4;
L_000002677120b2a0 .part v000002677120ada0_0, 0, 8;
S_0000026771162b30 .scope module, "parser" "parser" 3 51, 3 51 0, S_000002677119c4c0;
 .timescale 0 0;
S_0000026771162cc0 .scope module, "port_fifo" "fifo" 3 36, 4 1 0, S_000002677119c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "fifo_full";
    .port_info 5 /OUTPUT 8 "header_out";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 16 "data_out";
    .port_info 8 /OUTPUT 1 "fifo_empty";
P_0000026771149e50 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000026771149e88 .param/l "PKT_SIZE" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000026771149ec0 .param/l "PTR_BWIDTH" 1 4 19, +C4<00000000000000000000000000000011>;
v00000267711b2c30_0 .net *"_ivl_1", 0 0, L_000002677120a440;  1 drivers
L_00000267712500d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000267711b29b0_0 .net/2u *"_ivl_10", 7 0, L_00000267712500d0;  1 drivers
v00000267711b22d0_0 .net *"_ivl_14", 31 0, L_000002677120b160;  1 drivers
L_0000026771250118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267711b2410_0 .net *"_ivl_17", 27 0, L_0000026771250118;  1 drivers
L_0000026771250160 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000267711b2f50_0 .net/2u *"_ivl_18", 31 0, L_0000026771250160;  1 drivers
v00000267711b2ff0_0 .net *"_ivl_2", 15 0, L_000002677120a4e0;  1 drivers
v00000267711b2a50_0 .net *"_ivl_22", 31 0, L_000002677120b700;  1 drivers
L_00000267712501a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267711b2d70_0 .net *"_ivl_25", 27 0, L_00000267712501a8;  1 drivers
L_00000267712501f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267711b2370_0 .net/2u *"_ivl_26", 31 0, L_00000267712501f0;  1 drivers
v00000267711b24b0_0 .net *"_ivl_4", 4 0, L_000002677120a6c0;  1 drivers
L_0000026771250088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000267711b3130_0 .net *"_ivl_7", 1 0, L_0000026771250088;  1 drivers
v00000267711b2550_0 .net *"_ivl_9", 7 0, L_000002677120a9e0;  1 drivers
v00000267711b2230_0 .net "clk", 0 0, o00000267711b6518;  alias, 0 drivers
v00000267711b25f0_0 .net "data_in", 15 0, L_000002677120a580;  1 drivers
v00000267711b2690_0 .var "data_out", 15 0;
v00000267711b2730_0 .var "fifo_count", 3 0;
v00000267711b27d0_0 .net "fifo_empty", 0 0, L_000002677120b020;  alias, 1 drivers
v00000267711b2af0_0 .net "fifo_full", 0 0, L_0000026771209a40;  alias, 1 drivers
v00000267711b2b90_0 .net "header_out", 7 0, L_000002677120a080;  alias, 1 drivers
v00000267711b2e10 .array "mem", 0 7, 15 0;
v00000267711b2eb0_0 .net "rd_en", 0 0, o00000267711b6668;  alias, 0 drivers
v000002677120aee0_0 .var "rd_ptr", 2 0;
v000002677120b5c0_0 .net "rst_n", 0 0, o00000267711b66c8;  alias, 0 drivers
v000002677120a120_0 .net "wr_en", 0 0, o00000267711b66f8;  alias, 0 drivers
v000002677120b660_0 .var "wr_ptr", 2 0;
E_00000267711b1d60/0 .event negedge, v000002677120b5c0_0;
E_00000267711b1d60/1 .event posedge, v00000267711b2230_0;
E_00000267711b1d60 .event/or E_00000267711b1d60/0, E_00000267711b1d60/1;
L_000002677120a440 .reduce/nor L_000002677120b020;
L_000002677120a4e0 .array/port v00000267711b2e10, L_000002677120a6c0;
L_000002677120a6c0 .concat [ 3 2 0 0], v000002677120aee0_0, L_0000026771250088;
L_000002677120a9e0 .part L_000002677120a4e0, 8, 8;
L_000002677120a080 .functor MUXZ 8, L_00000267712500d0, L_000002677120a9e0, L_000002677120a440, C4<>;
L_000002677120b160 .concat [ 4 28 0 0], v00000267711b2730_0, L_0000026771250118;
L_0000026771209a40 .cmp/eq 32, L_000002677120b160, L_0000026771250160;
L_000002677120b700 .concat [ 4 28 0 0], v00000267711b2730_0, L_00000267712501a8;
L_000002677120b020 .cmp/eq 32, L_000002677120b700, L_00000267712501f0;
    .scope S_0000026771162cc0;
T_0 ;
    %wait E_00000267711b1d60;
    %load/vec4 v000002677120b5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002677120b660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002677120aee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267711b2730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000267711b2690_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002677120a120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000267711b2af0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000267711b25f0_0;
    %load/vec4 v000002677120b660_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267711b2e10, 0, 4;
    %load/vec4 v000002677120b660_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002677120b660_0, 0;
T_0.2 ;
    %load/vec4 v00000267711b2eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v00000267711b27d0_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000002677120aee0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000267711b2e10, 4;
    %assign/vec4 v00000267711b2690_0, 0;
    %load/vec4 v000002677120aee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002677120aee0_0, 0;
T_0.5 ;
    %load/vec4 v000002677120a120_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.12, 11;
    %load/vec4 v00000267711b2af0_0;
    %nor/r;
    %and;
T_0.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v00000267711b2eb0_0;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v00000267711b27d0_0;
    %nor/r;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000267711b2730_0;
    %assign/vec4 v00000267711b2730_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002677120a120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.15, 9;
    %load/vec4 v00000267711b2af0_0;
    %nor/r;
    %and;
T_0.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v00000267711b2730_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000267711b2730_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v00000267711b2eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v00000267711b27d0_0;
    %nor/r;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v00000267711b2730_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000267711b2730_0, 0;
T_0.16 ;
T_0.14 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002677119c4c0;
T_1 ;
Ewait_0 .event/or E_00000267711b15e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000026771209d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002677120ada0_0, 0, 16;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000002677120a760_0;
    %store/vec4 v000002677120ada0_0, 0, 16;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000002677120a800_0;
    %store/vec4 v000002677120ada0_0, 0, 16;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000002677120a8a0_0;
    %store/vec4 v000002677120ada0_0, 0, 16;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000026771209f40_0;
    %store/vec4 v000002677120ada0_0, 0, 16;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\switch_port.sv";
    ".\FIFO.sv";
