Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/timing.vhd" in Library work.
Architecture timing of Entity timing is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/transmit.vhd" in Library work.
Architecture arch of Entity transmit is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/receive.vhd" in Library work.
Architecture arch of Entity receive is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/tiposyconstantes.vhd" in Library work.
Architecture tiposyconstantes of Entity tiposyconstantes is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/divisor2.vhd" in Library work.
Architecture divisor_arch of Entity divisor2 is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/paddle.vhd" in Library work.
Architecture behavioral of Entity paddle is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/keyboardUART.vhd" in Library work.
Architecture behavioral of Entity keyboarduart is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/bola.vhd" in Library work.
Architecture behavioral of Entity bola is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/vga.vhd" in Library work.
Architecture vgacore_arch of Entity vgacore is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/score.vhd" in Library work.
Architecture behavioral of Entity score is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/RS232.vhd" in Library work.
Architecture rtl of Entity rs232 is up to date.
Compiling vhdl file "C:/hlocal/sed/FINAL_PR/FPGA/pong/controlador.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor2> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <paddle> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keyboardUART> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bola> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <score> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS232> in library <work> (architecture <rtl>) with generics.
	F = 100000
	NDBits = 8
	min_baud = 115200

Analyzing hierarchy for entity <divisor2> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <timing> in library <work> (architecture <timing>) with generics.
	F = 100000
	min_baud = 115200

Analyzing hierarchy for entity <transmit> in library <work> (architecture <arch>) with generics.
	NDBits = 8

Analyzing hierarchy for entity <receive> in library <work> (architecture <arch>) with generics.
	NDBits = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <divisor2> in library <work> (Architecture <divisor_arch>).
Entity <divisor2> analyzed. Unit <divisor2> generated.

Analyzing Entity <paddle> in library <work> (Architecture <behavioral>).
Entity <paddle> analyzed. Unit <paddle> generated.

Analyzing Entity <keyboardUART> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/sed/FINAL_PR/FPGA/pong/keyboardUART.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clko>
Entity <keyboardUART> analyzed. Unit <keyboardUART> generated.

Analyzing Entity <bola> in library <work> (Architecture <behavioral>).
Entity <bola> analyzed. Unit <bola> generated.

Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <score> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <m2> in unit <score> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <score> analyzed. Unit <score> generated.

Analyzing generic Entity <RS232> in library <work> (Architecture <rtl>).
	F = 100000
	NDBits = 8
	min_baud = 115200
Entity <RS232> analyzed. Unit <RS232> generated.

Analyzing generic Entity <timing> in library <work> (Architecture <timing>).
	F = 100000
	min_baud = 115200
Entity <timing> analyzed. Unit <timing> generated.

Analyzing generic Entity <transmit> in library <work> (Architecture <arch>).
	NDBits = 8
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing generic Entity <receive> in library <work> (Architecture <arch>).
	NDBits = 8
Entity <receive> analyzed. Unit <receive> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor2>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/divisor2.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 25-bit up counter for signal <cuenta>.
    Found 25-bit comparator equal for signal <cuenta$cmp_eq0000> created at line 36.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisor2> synthesized.


Synthesizing Unit <paddle>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/paddle.vhd".
    Found 32-bit register for signal <pos_abj>.
    Found 32-bit addsub for signal <pos_abj$addsub0000>.
    Found 32-bit adder for signal <pos_abj$addsub0001> created at line 45.
    Found 32-bit comparator greater for signal <pos_abj$cmp_gt0000> created at line 49.
    Found 32-bit comparator greater for signal <pos_abj$cmp_gt0001> created at line 32.
    Found 32-bit comparator less for signal <pos_abj$cmp_lt0000> created at line 44.
    Found 32-bit comparator less for signal <pos_abj$cmp_lt0001> created at line 34.
    Found 32-bit register for signal <pos_arr>.
    Found 32-bit addsub for signal <pos_arr$addsub0000>.
    Found 32-bit subtractor for signal <pos_arr$addsub0001> created at line 50.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <paddle> synthesized.


Synthesizing Unit <keyboardUART>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/keyboardUART.vhd".
WARNING:Xst:647 - Input <Reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <termina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <Ktecla>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <keyboardUART> synthesized.


Synthesizing Unit <bola>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/bola.vhd".
    Found 33-bit adder for signal <$add0001> created at line 105.
    Found 32-bit adder for signal <add0000$add0001> created at line 102.
    Found 1-bit register for signal <gl_aux>.
    Found 32-bit adder for signal <gl_aux$add0000> created at line 88.
    Found 32-bit adder for signal <gl_aux$add0001> created at line 88.
    Found 32-bit adder for signal <gl_aux$add0002> created at line 123.
    Found 32-bit comparator greatequal for signal <gl_aux$cmp_ge0000> created at line 88.
    Found 32-bit comparator greatequal for signal <gl_aux$cmp_ge0001> created at line 123.
    Found 32-bit comparator greater for signal <gl_aux$cmp_gt0000> created at line 162.
    Found 32-bit comparator lessequal for signal <gl_aux$cmp_le0000> created at line 88.
    Found 32-bit comparator lessequal for signal <gl_aux$cmp_le0001> created at line 123.
    Found 32-bit comparator lessequal for signal <gl_aux$cmp_le0002> created at line 166.
    Found 32-bit subtractor for signal <gl_aux$sub0000> created at line 88.
    Found 32-bit subtractor for signal <gl_aux$sub0001> created at line 123.
    Found 1-bit register for signal <gr_aux>.
    Found 4-bit register for signal <mvto_h>.
    Found 4-bit adder for signal <mvto_h$sub0000> created at line 126.
    Found 4-bit register for signal <mvto_v>.
    Found 32-bit adder for signal <mvto_v$add0000> created at line 96.
    Found 32-bit adder for signal <mvto_v$addsub0000> created at line 102.
    Found 32-bit adder for signal <mvto_v$addsub0001> created at line 102.
    Found 32-bit adder for signal <mvto_v$addsub0002> created at line 79.
    Found 32-bit adder for signal <mvto_v$addsub0003> created at line 96.
    Found 32-bit adder for signal <mvto_v$addsub0004> created at line 105.
    Found 32-bit adder for signal <mvto_v$addsub0005> created at line 105.
    Found 32-bit subtractor for signal <mvto_v$addsub0006> created at line 130.
    Found 4-bit adder for signal <mvto_v$addsub0007>.
    Found 4-bit comparator greatequal for signal <mvto_v$cmp_ge0000> created at line 113.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0000> created at line 96.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0001> created at line 92.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0002> created at line 130.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0003> created at line 78.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0004> created at line 123.
    Found 32-bit comparator greater for signal <mvto_v$cmp_gt0005> created at line 88.
    Found 32-bit comparator lessequal for signal <mvto_v$cmp_le0000> created at line 102.
    Found 32-bit comparator lessequal for signal <mvto_v$cmp_le0001> created at line 92.
    Found 32-bit comparator lessequal for signal <mvto_v$cmp_le0002> created at line 96.
    Found 32-bit comparator lessequal for signal <mvto_v$cmp_le0003> created at line 105.
    Found 32-bit comparator lessequal for signal <mvto_v$cmp_le0004> created at line 130.
    Found 32-bit comparator less for signal <mvto_v$cmp_lt0000> created at line 79.
    Found 32-bit comparator less for signal <mvto_v$cmp_lt0001> created at line 123.
    Found 32-bit comparator less for signal <mvto_v$cmp_lt0002> created at line 88.
    Found 32-bit subtractor for signal <mvto_v$sub0000> created at line 130.
    Found 32-bit subtractor for signal <mvto_v$sub0001> created at line 78.
    Found 32-bit register for signal <pos_h>.
    Found 32-bit adder for signal <pos_h$addsub0000> created at line 55.
    Found 32-bit register for signal <pos_v>.
    Found 32-bit adder for signal <pos_v$addsub0000> created at line 56.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <bola> synthesized.


Synthesizing Unit <score>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/score.vhd".
    Found 16x7-bit ROM for signal <b$rom0000>.
    Found 16x7-bit ROM for signal <a$rom0000>.
    Found 1-bit register for signal <gol>.
    Found 4-bit register for signal <m0>.
    Found 4-bit adder for signal <m0$add0000> created at line 58.
    Found 4-bit register for signal <m1>.
    Found 4-bit adder for signal <m1$add0000> created at line 63.
    Summary:
	inferred   2 ROM(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <score> synthesized.


Synthesizing Unit <timing>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/timing.vhd".
    Found 1-bit register for signal <TopRx>.
    Found 1-bit register for signal <TopTx>.
    Found 32-bit up counter for signal <ClkDiv>.
    Found 10-bit up counter for signal <Div>.
    Found 32-bit register for signal <RxDiv>.
    Found 32-bit adder for signal <RxDiv$addsub0000> created at line 91.
    Found 32-bit 4-to-1 multiplexer for signal <RxDiv$mux0002>.
    Summary:
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <timing> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/transmit.vhd".
    Found finite state machine <FSM_0> for signal <TxFsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TxBusy>.
    Found 8-bit register for signal <RegDin>.
    Found 9-bit register for signal <Tx_Reg>.
    Found 4-bit register for signal <TxBitCnt>.
    Found 4-bit subtractor for signal <TxBitCnt$addsub0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <transmit> synthesized.


Synthesizing Unit <receive>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/receive.vhd".
    Found finite state machine <FSM_1> for signal <RxFsm>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxErr>.
    Found 1-bit register for signal <ClrDiv>.
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <Rx_Reg>.
    Found 32-bit register for signal <RxBitCnt>.
    Found 32-bit adder for signal <RxBitCnt$addsub0000> created at line 79.
    Found 1-bit register for signal <Sig_RxRdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receive> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/vga.vhd".
WARNING:Xst:647 - Input <paddle_left_up<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <paddle_right_bt<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_h_pos<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <paddle_left_bt<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <paddle_right_up<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_v_pos<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <vsyncb>.
    Found 1-bit register for signal <hsyncb>.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 88.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 120.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 120.
    Found 11-bit comparator less for signal <pintar_ajuste$cmp_lt0000> created at line 153.
    Found 10-bit adder for signal <pintar_bola$addsub0000> created at line 224.
    Found 11-bit adder for signal <pintar_bola$addsub0001> created at line 225.
    Found 10-bit comparator greatequal for signal <pintar_bola$cmp_ge0000> created at line 224.
    Found 11-bit comparator greatequal for signal <pintar_bola$cmp_ge0001> created at line 225.
    Found 10-bit comparator lessequal for signal <pintar_bola$cmp_le0000> created at line 224.
    Found 11-bit comparator lessequal for signal <pintar_bola$cmp_le0001> created at line 225.
    Found 11-bit comparator greatequal for signal <pintar_paddle$cmp_ge0000> created at line 211.
    Found 11-bit comparator greatequal for signal <pintar_paddle$cmp_ge0001> created at line 203.
    Found 10-bit comparator greater for signal <pintar_paddle$cmp_gt0000> created at line 210.
    Found 10-bit comparator greater for signal <pintar_paddle$cmp_gt0001> created at line 202.
    Found 11-bit comparator lessequal for signal <pintar_paddle$cmp_le0000> created at line 211.
    Found 11-bit comparator lessequal for signal <pintar_paddle$cmp_le0001> created at line 203.
    Found 10-bit comparator less for signal <pintar_paddle$cmp_lt0000> created at line 210.
    Found 10-bit comparator less for signal <pintar_paddle$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <pintar_pared$cmp_ge0000> created at line 182.
    Found 10-bit comparator greater for signal <pintar_pared$cmp_gt0000> created at line 181.
    Found 11-bit comparator greater for signal <pintar_pared$cmp_gt0001> created at line 184.
    Found 11-bit comparator greater for signal <pintar_pared$cmp_gt0002> created at line 191.
    Found 11-bit comparator lessequal for signal <pintar_pared$cmp_le0000> created at line 184.
    Found 10-bit comparator less for signal <pintar_pared$cmp_lt0000> created at line 181.
    Found 11-bit comparator less for signal <pintar_pared$cmp_lt0001> created at line 182.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0000> created at line 155.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0001> created at line 156.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0002> created at line 158.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0003> created at line 160.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0004> created at line 162.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0005> created at line 164.
    Found 10-bit comparator less for signal <rgb_ajuste$cmp_lt0006> created at line 166.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 104.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 136.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 136.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  33 Comparator(s).
Unit <vgacore> synthesized.


Synthesizing Unit <RS232>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/RS232.vhd".
Unit <RS232> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/hlocal/sed/FINAL_PR/FPGA/pong/controlador.vhd".
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rstart> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reloj_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pause> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clko> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TxBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <aux>.
    Found 1-bit register for signal <baja_1>.
    Found 1-bit register for signal <baja_2>.
    Found 1-bit register for signal <no_gol>.
    Found 1-bit register for signal <sube_1>.
    Found 1-bit register for signal <sube_2>.
    Found 1-bit register for signal <teclaLeida>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 17
 32-bit addsub                                         : 4
 32-bit subtractor                                     : 7
 33-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 25-bit up counter                                     : 2
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 43
 1-bit register                                        : 26
 32-bit register                                       : 8
 4-bit register                                        : 5
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 64
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 12
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 5
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 4
 25-bit comparator equal                               : 2
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 11
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 8
 4-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART/reception_i/RxFsm/FSM> on signal <RxFsm[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 start_rx | 001
 edge_rx  | 011
 shift_rx | 101
 stop_rx  | 100
 rx_ovf   | 010
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART/transmission_i/TxFsm/FSM> on signal <TxFsm[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 load_tx  | 01
 shift_tx | 11
 stop_tx  | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 18
 32-bit addsub                                         : 4
 32-bit subtractor                                     : 7
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 25-bit up counter                                     : 2
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 335
 Flip-Flops                                            : 335
# Comparators                                          : 64
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 12
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 5
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 4
 25-bit comparator equal                               : 2
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 11
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 8
 4-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <mvto_h_0> has a constant value of 1 in block <bola>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <keyboardUART> ...

Optimizing unit <score> ...

Optimizing unit <timing> ...

Optimizing unit <transmit> ...

Optimizing unit <receive> ...

Optimizing unit <paddle> ...

Optimizing unit <bola> ...

Optimizing unit <vgacore> ...
WARNING:Xst:2677 - Node <UART/transmission_i/TxBusy> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 439
 Flip-Flops                                            : 439

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 4723
#      GND                         : 1
#      INV                         : 318
#      LUT1                        : 459
#      LUT2                        : 625
#      LUT3                        : 274
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 451
#      LUT4_L                      : 4
#      MUXCY                       : 1565
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 997
# FlipFlops/Latches                : 439
#      FDC                         : 235
#      FDC_1                       : 2
#      FDCE                        : 152
#      FDCE_1                      : 3
#      FDE                         : 6
#      FDP                         : 21
#      FDPE                        : 16
#      FDPE_1                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 2
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     1112  out of   7680    14%  
 Number of Slice Flip Flops:            439  out of  15360     2%  
 Number of 4 input LUTs:               2133  out of  15360    13%  
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    173    27%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clock                              | BUFGP                   | 336   |
Nreloj_mov/clk_aux1                | BUFG                    | 82    |
Control_VGA/hsyncb                 | NONE(Control_VGA/vcnt_9)| 11    |
Control_VGA/Nreloj_vga/clk_aux     | NONE(Control_VGA/hcnt_8)| 10    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+----------------------------+-------+
Control Signal                         | Buffer(FF name)            | Load  |
---------------------------------------+----------------------------+-------+
reset                                  | IBUF                       | 426   |
teclaLeida(teclaLeida:Q)               | NONE(UART_Teclado/Ktecla_0)| 6     |
teclaLeida_or0000(teclaLeida_or00001:O)| NONE(teclaLeida)           | 1     |
---------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 23.573ns (Maximum Frequency: 42.421MHz)
   Minimum input arrival time before clock: 6.306ns
   Maximum output required time after clock: 16.992ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 12.479ns (frequency: 80.132MHz)
  Total number of paths / destination ports: 266877 / 491
-------------------------------------------------------------------------
Delay:               12.479ns (Levels of Logic = 42)
  Source:            Pala_2/pos_abj_7 (FF)
  Destination:       Pala_2/pos_arr_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Pala_2/pos_abj_7 to Pala_2/pos_arr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.626   1.148  Pala_2/pos_abj_7 (Pala_2/pos_abj_7)
     LUT2:I0->O            1   0.479   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_lut<1> (Pala_2/Mcompar_pos_abj_cmp_gt0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<1> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<2> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<3> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<4> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<5> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<6> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<7> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<7>)
     MUXCY:CI->O          97   0.264   1.951  Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<8> (Pala_2/Mcompar_pos_abj_cmp_gt0000_cy<8>)
     LUT3:I2->O           34   0.479   1.880  Pala_2/pos_arr_mux00062 (Pala_2/pos_arr_mux0006)
     LUT4:I0->O            1   0.479   0.000  Pala_2/Maddsub_pos_arr_addsub0000_lut<2> (Pala_2/Maddsub_pos_arr_addsub0000_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<2> (Pala_2/Maddsub_pos_arr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<3> (Pala_2/Maddsub_pos_arr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<4> (Pala_2/Maddsub_pos_arr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<5> (Pala_2/Maddsub_pos_arr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<6> (Pala_2/Maddsub_pos_arr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<7> (Pala_2/Maddsub_pos_arr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<8> (Pala_2/Maddsub_pos_arr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<9> (Pala_2/Maddsub_pos_arr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<10> (Pala_2/Maddsub_pos_arr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<11> (Pala_2/Maddsub_pos_arr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<12> (Pala_2/Maddsub_pos_arr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<13> (Pala_2/Maddsub_pos_arr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<14> (Pala_2/Maddsub_pos_arr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<15> (Pala_2/Maddsub_pos_arr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<16> (Pala_2/Maddsub_pos_arr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<17> (Pala_2/Maddsub_pos_arr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<18> (Pala_2/Maddsub_pos_arr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<19> (Pala_2/Maddsub_pos_arr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<20> (Pala_2/Maddsub_pos_arr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<21> (Pala_2/Maddsub_pos_arr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<22> (Pala_2/Maddsub_pos_arr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<23> (Pala_2/Maddsub_pos_arr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<24> (Pala_2/Maddsub_pos_arr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<25> (Pala_2/Maddsub_pos_arr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<26> (Pala_2/Maddsub_pos_arr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<27> (Pala_2/Maddsub_pos_arr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<28> (Pala_2/Maddsub_pos_arr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<29> (Pala_2/Maddsub_pos_arr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  Pala_2/Maddsub_pos_arr_addsub0000_cy<30> (Pala_2/Maddsub_pos_arr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.786   0.976  Pala_2/Maddsub_pos_arr_addsub0000_xor<31> (Pala_2/pos_arr_addsub0000<31>)
     LUT3:I0->O            1   0.479   0.000  Pala_2/pos_arr_mux0004<0>1 (Pala_2/pos_arr_mux0004<0>)
     FDCE:D                    0.176          Pala_2/pos_arr_31
    ----------------------------------------
    Total                     12.479ns (6.526ns logic, 5.954ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nreloj_mov/clk_aux1'
  Clock period: 23.573ns (frequency: 42.421MHz)
  Total number of paths / destination ports: 26097 / 97
-------------------------------------------------------------------------
Delay:               11.787ns (Levels of Logic = 32)
  Source:            Bola_inst/pos_h_3 (FF)
  Destination:       Bola_inst/mvto_v_3 (FF)
  Source Clock:      Nreloj_mov/clk_aux1 rising
  Destination Clock: Nreloj_mov/clk_aux1 falling

  Data Path: Bola_inst/pos_h_3 to Bola_inst/mvto_v_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.626   1.259  Bola_inst/pos_h_3 (Bola_inst/pos_h_3)
     LUT1:I0->O            1   0.479   0.000  Bola_inst/Madd_gl_aux_add0000_cy<3>_rt (Bola_inst/Madd_gl_aux_add0000_cy<3>_rt)
     MUXCY:S->O            1   0.435   0.000  Bola_inst/Madd_gl_aux_add0000_cy<3> (Bola_inst/Madd_gl_aux_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<4> (Bola_inst/Madd_gl_aux_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<5> (Bola_inst/Madd_gl_aux_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<6> (Bola_inst/Madd_gl_aux_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<7> (Bola_inst/Madd_gl_aux_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<8> (Bola_inst/Madd_gl_aux_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<9> (Bola_inst/Madd_gl_aux_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<10> (Bola_inst/Madd_gl_aux_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<11> (Bola_inst/Madd_gl_aux_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<12> (Bola_inst/Madd_gl_aux_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<13> (Bola_inst/Madd_gl_aux_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<14> (Bola_inst/Madd_gl_aux_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<15> (Bola_inst/Madd_gl_aux_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<16> (Bola_inst/Madd_gl_aux_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<17> (Bola_inst/Madd_gl_aux_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<18> (Bola_inst/Madd_gl_aux_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<19> (Bola_inst/Madd_gl_aux_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/Madd_gl_aux_add0000_cy<20> (Bola_inst/Madd_gl_aux_add0000_cy<20>)
     XORCY:CI->O           1   0.786   0.976  Bola_inst/Madd_gl_aux_add0000_xor<21> (Bola_inst/gl_aux_add0000<21>)
     LUT4:I0->O            1   0.479   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_lut<0> (Bola_inst/gl_aux_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<0> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<1> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<2> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<3> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<4> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<5> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Bola_inst/gl_aux_cmp_eq0000_wg_cy<6> (Bola_inst/gl_aux_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           7   0.265   0.929  Bola_inst/gl_aux_cmp_eq0000_wg_cy<7> (Bola_inst/gl_aux_cmp_eq0000)
     LUT4:I3->O            9   0.479   0.978  Bola_inst/mvto_h_not00021 (Bola_inst/mvto_h_not0002)
     LUT4_L:I3->LO         1   0.479   0.123  Bola_inst/mvto_v_not000317 (Bola_inst/mvto_v_not000317)
     LUT4:I3->O            4   0.479   0.779  Bola_inst/mvto_v_not000358 (Bola_inst/mvto_v_not0003)
     FDPE_1:CE                 0.524          Bola_inst/mvto_v_0
    ----------------------------------------
    Total                     11.787ns (6.742ns logic, 5.045ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Control_VGA/hsyncb'
  Clock period: 8.302ns (frequency: 120.457MHz)
  Total number of paths / destination ports: 614 / 11
-------------------------------------------------------------------------
Delay:               8.302ns (Levels of Logic = 14)
  Source:            Control_VGA/vcnt_1 (FF)
  Destination:       Control_VGA/vcnt_9 (FF)
  Source Clock:      Control_VGA/hsyncb rising
  Destination Clock: Control_VGA/hsyncb rising

  Data Path: Control_VGA/vcnt_1 to Control_VGA/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.626   1.245  Control_VGA/vcnt_1 (Control_VGA/vcnt_1)
     LUT4:I0->O            1   0.479   0.704  Control_VGA/vcnt_not00018 (Control_VGA/vcnt_not00018)
     LUT4:I3->O            2   0.479   0.768  Control_VGA/vcnt_not000124_SW0 (N71)
     LUT4:I3->O            7   0.479   1.201  Control_VGA/vcnt_not000124 (Control_VGA/vcnt_not0001)
     LUT3:I0->O            1   0.479   0.000  Control_VGA/Mcount_vcnt_lut<0> (Control_VGA/Mcount_vcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Control_VGA/Mcount_vcnt_cy<0> (Control_VGA/Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<1> (Control_VGA/Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<2> (Control_VGA/Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<3> (Control_VGA/Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<4> (Control_VGA/Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<5> (Control_VGA/Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<6> (Control_VGA/Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_vcnt_cy<7> (Control_VGA/Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.056   0.000  Control_VGA/Mcount_vcnt_cy<8> (Control_VGA/Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.786   0.000  Control_VGA/Mcount_vcnt_xor<9> (Control_VGA/Mcount_vcnt9)
     FDC:D                     0.176          Control_VGA/vcnt_9
    ----------------------------------------
    Total                      8.302ns (4.383ns logic, 3.919ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Control_VGA/Nreloj_vga/clk_aux'
  Clock period: 7.657ns (frequency: 130.600MHz)
  Total number of paths / destination ports: 422 / 10
-------------------------------------------------------------------------
Delay:               7.657ns (Levels of Logic = 12)
  Source:            Control_VGA/hcnt_5 (FF)
  Destination:       Control_VGA/hcnt_8 (FF)
  Source Clock:      Control_VGA/Nreloj_vga/clk_aux rising
  Destination Clock: Control_VGA/Nreloj_vga/clk_aux rising

  Data Path: Control_VGA/hcnt_5 to Control_VGA/hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.626   1.822  Control_VGA/hcnt_5 (Control_VGA/hcnt_5)
     LUT4:I0->O            4   0.479   0.838  Control_VGA/hcnt_not0001_inv1_SW0 (N30)
     LUT4:I2->O            6   0.479   1.148  Control_VGA/hcnt_not0001 (Control_VGA/hcnt_not0001)
     LUT3:I0->O            1   0.479   0.000  Control_VGA/Mcount_hcnt_lut<0> (Control_VGA/Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Control_VGA/Mcount_hcnt_cy<0> (Control_VGA/Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<1> (Control_VGA/Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<2> (Control_VGA/Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<3> (Control_VGA/Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<4> (Control_VGA/Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<5> (Control_VGA/Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcount_hcnt_cy<6> (Control_VGA/Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.056   0.000  Control_VGA/Mcount_hcnt_cy<7> (Control_VGA/Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.786   0.000  Control_VGA/Mcount_hcnt_xor<8> (Control_VGA/Mcount_hcnt8)
     FDC:D                     0.176          Control_VGA/hcnt_8
    ----------------------------------------
    Total                      7.657ns (3.849ns logic, 3.808ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 12 / 10
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       sube_2 (FF)
  Destination Clock: clock rising

  Data Path: reset to sube_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           430   0.715   3.808  reset_IBUF (reset_IBUF)
     LUT2:I0->O            4   0.479   0.779  teclaLeida_or0000_inv1 (teclaLeida_or0000_inv)
     FDE:CE                    0.524          sube_2
    ----------------------------------------
    Total                      6.306ns (1.718ns logic, 4.588ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control_VGA/Nreloj_vga/clk_aux'
  Total number of paths / destination ports: 1384 / 10
-------------------------------------------------------------------------
Offset:              16.992ns (Levels of Logic = 8)
  Source:            Control_VGA/hcnt_6 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Control_VGA/Nreloj_vga/clk_aux rising

  Data Path: Control_VGA/hcnt_6 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.626   1.822  Control_VGA/hcnt_6 (Control_VGA/hcnt_6)
     LUT3:I0->O            1   0.479   0.976  Control_VGA/pintar_paddle127 (Control_VGA/pintar_paddle127)
     LUT4:I0->O            1   0.479   0.704  Control_VGA/pintar_pared_and000036 (Control_VGA/pintar_pared_and000036)
     LUT4:I3->O            4   0.479   1.074  Control_VGA/pintar_pared_and000049 (Control_VGA/pintar_pared_and0000)
     LUT4:I0->O            2   0.479   1.040  Control_VGA/rgb<7>1148 (Control_VGA/N01)
     LUT4:I0->O            1   0.479   0.740  Control_VGA/rgb<1>7 (Control_VGA/rgb<1>7)
     LUT4:I2->O            1   0.479   0.976  Control_VGA/rgb<1>21 (Control_VGA/rgb<1>21)
     LUT3:I0->O            3   0.479   0.771  Control_VGA/rgb<1>75 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     16.992ns (8.888ns logic, 8.104ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 604 / 19
-------------------------------------------------------------------------
Offset:              15.757ns (Levels of Logic = 18)
  Source:            Pala_2/pos_abj_0 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      clock rising

  Data Path: Pala_2/pos_abj_0 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             5   0.626   1.078  Pala_2/pos_abj_0 (Pala_2/pos_abj_0)
     LUT2:I0->O            1   0.479   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_lut<0> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<0> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<1> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<2> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<3> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<4> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<5> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<6> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<7> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<8> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<9> (Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.264   0.976  Control_VGA/Mcompar_pintar_paddle_cmp_le0000_cy<10> (Control_VGA/pintar_paddle_cmp_le0000)
     LUT4:I0->O            1   0.479   0.851  Control_VGA/pintar_paddle44 (Control_VGA/pintar_paddle44)
     LUT4:I1->O            1   0.479   0.704  Control_VGA/pintar_paddle129_SW0 (N79)
     LUT4:I3->O            3   0.479   0.794  Control_VGA/pintar_paddle129 (Control_VGA/pintar_paddle)
     LUT4:I3->O            1   0.479   0.976  Control_VGA/rgb<1>21 (Control_VGA/rgb<1>21)
     LUT3:I0->O            3   0.479   0.771  Control_VGA/rgb<1>75 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     15.757ns (9.608ns logic, 6.149ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control_VGA/hsyncb'
  Total number of paths / destination ports: 847 / 10
-------------------------------------------------------------------------
Offset:              15.822ns (Levels of Logic = 18)
  Source:            Control_VGA/vcnt_0 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Control_VGA/hsyncb rising

  Data Path: Control_VGA/vcnt_0 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.626   1.267  Control_VGA/vcnt_0 (Control_VGA/vcnt_0)
     LUT2:I0->O            1   0.479   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_lut<0> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<0> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<1> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<2> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<3> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<4> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<5> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<6> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<7> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<8> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<9> (Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.264   0.851  Control_VGA/Mcompar_pintar_paddle_cmp_ge0000_cy<10> (Control_VGA/pintar_paddle_cmp_ge0000)
     LUT4:I1->O            1   0.479   0.851  Control_VGA/pintar_paddle44 (Control_VGA/pintar_paddle44)
     LUT4:I1->O            1   0.479   0.704  Control_VGA/pintar_paddle129_SW0 (N79)
     LUT4:I3->O            3   0.479   0.794  Control_VGA/pintar_paddle129 (Control_VGA/pintar_paddle)
     LUT4:I3->O            1   0.479   0.976  Control_VGA/rgb<1>21 (Control_VGA/rgb<1>21)
     LUT3:I0->O            3   0.479   0.771  Control_VGA/rgb<1>75 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     15.822ns (9.608ns logic, 6.214ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nreloj_mov/clk_aux1'
  Total number of paths / destination ports: 872 / 17
-------------------------------------------------------------------------
Offset:              16.778ns (Levels of Logic = 10)
  Source:            Bola_inst/pos_v_1 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      Nreloj_mov/clk_aux1 rising

  Data Path: Bola_inst/pos_v_1 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             23   0.626   1.741  Bola_inst/pos_v_1 (Bola_inst/pos_v_1)
     LUT2:I0->O            4   0.479   1.074  Control_VGA/Madd_pintar_bola_addsub0001_xor<9>121 (Control_VGA/N19)
     LUT4:I0->O            5   0.479   0.842  Control_VGA/Madd_pintar_bola_addsub0001_xor<6>121 (Control_VGA/N411)
     LUT4:I2->O            2   0.479   0.000  Control_VGA/Madd_pintar_bola_addsub0001_xor<9>141 (Control_VGA/N43)
     MUXF5:I0->O           1   0.314   0.976  Control_VGA/Madd_pintar_bola_addsub0001_xor<9>11_f5 (Control_VGA/pintar_bola_addsub0001<9>)
     LUT2:I0->O            1   0.479   0.000  Control_VGA/Mcompar_pintar_bola_cmp_le0001_lut<9> (Control_VGA/Mcompar_pintar_bola_cmp_le0001_lut<9>)
     MUXCY:S->O            1   0.435   0.000  Control_VGA/Mcompar_pintar_bola_cmp_le0001_cy<9> (Control_VGA/Mcompar_pintar_bola_cmp_le0001_cy<9>)
     MUXCY:CI->O           1   0.264   0.976  Control_VGA/Mcompar_pintar_bola_cmp_le0001_cy<10> (Control_VGA/pintar_bola_cmp_le0001)
     LUT4:I0->O            1   0.479   0.976  Control_VGA/rgb<1>21 (Control_VGA/rgb<1>21)
     LUT3:I0->O            3   0.479   0.771  Control_VGA/rgb<1>75 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                     16.778ns (9.423ns logic, 7.356ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.61 secs
 
--> 

Total memory usage is 307348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    3 (   0 filtered)

