// Seed: 2779633136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign id_4 = !id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8
);
  supply0 id_10, id_11;
  always @(posedge 1 or posedge id_7) begin : LABEL_0
    if (1)
      wait (1) begin : LABEL_0
        id_5 = id_8.id_11;
        {1 + id_10} = id_7;
      end
    else @(negedge id_7 or posedge id_11 >> id_7#(.id_7(1), .id_7(1), .id_3(1))) id_11 = 1;
  end
  assign id_11 = 1 == id_8;
  id_12(
      .id_0(1'd0), .id_1(), .id_2(1)
  );
  assign id_11 = 1;
  wire id_13 = $display;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_10 = id_0 - 1;
  wire id_14, id_15;
endmodule
