// Seed: 3526993941
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input wand id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_16;
  ;
  parameter id_17 = 1 < 1;
  wire id_18 = id_5, id_19 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output tri id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11
);
  logic id_13, id_14;
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_3,
      id_4,
      id_2,
      id_2,
      id_4,
      id_3,
      id_9,
      id_1,
      id_2,
      id_3,
      id_8,
      id_8
  );
  assign modCall_1.id_9 = 0;
  assign id_1 = 1;
  assign id_14 = id_2;
  wire id_16;
  localparam id_17 = {1{-1 == 1}} !=? -1;
endmodule
