# reading /home/mosa/Applications/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project RX
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
vsim work.rx_tb
# vsim work.rx_tb 
# Start time: 23:55:46 on Nov 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
add wave -position end sim:/rx_tb/*
add wave -position end sim:/rx_tb/uut/*
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: START BIT VERIFIED
#    Time: 16270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: BYTE RECEIVED
#    Time: 144270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 160250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STOP BIT VERIFIED
#    Time: 160270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: START BIT VERIFIED
#    Time: 192270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: BYTE RECEIVED
#    Time: 320270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STOP BIT VERIFIED
#    Time: 336270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 336270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 175
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: RX's FIFO is empty!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: RX's FIFO is empty!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 175
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 160250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 336270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 175
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 160250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160290 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 336290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 336310 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 336330 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346330 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 175
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 160250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 336270 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 336290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 174
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is empty! -- BAD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 10270 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 176
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 170290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 176
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Error: Mismatch in received data!
#    Time: 160290 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 170290 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 176
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Error: Mismatch in received data!
#    Time: 160330 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 170330 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 185
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Error: Mismatch in received data!
#    Time: 160330 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 170330 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 185
# Compile of RX_TB.vhdl was successful.
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Failure: Testbench finished
#    Time: 170310 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 184
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Failure: Testbench finished
#    Time: 170310 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 184
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Failure: Testbench finished
#    Time: 170310 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 182
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 170310 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 187
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 176310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 176330 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 336350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 336370 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 346370 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 183
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 176310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 176330 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 336350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 336370 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 352370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 352390 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 512410 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 512430 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 528430 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 528450 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 688470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 688490 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 704490 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 704510 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 864530 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 864550 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 880550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 880570 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1040590 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1040610 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 1056610 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 1056630 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1216650 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1216670 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1226670 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 205
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 176310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 176330 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 336350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 336370 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 352370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 352390 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 512410 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 512430 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 528430 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 528450 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 688470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 688490 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 704490 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 704510 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 864530 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 864550 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 880550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 880570 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1040590 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1040610 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 1056610 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 1056630 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1216650 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1216670 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1226670 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 205
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 176310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 176330 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 336350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 336370 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 352370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 352390 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 512410 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 512430 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 528430 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 528450 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 688470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 688490 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 704490 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 704510 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 864530 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 864550 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 880550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 880570 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1040590 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1040610 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 1056610 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 1056630 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1216650 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1216670 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1226670 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 205
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 160290 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 160310 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 176310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 176330 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 336350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 336370 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 352370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 352390 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 512410 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 512430 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 528430 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 528450 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 688470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 688490 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 704490 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 704510 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 864530 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 864550 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 880550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 880570 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1040590 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1040610 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1050610 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
run -all
# ** Note: CONFIG
#    Time: 574910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 575130 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 575150 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 661990 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 662 us  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 670690 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 670701 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 757550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 757551 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 766250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 766252 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 853090 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 853102 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 861790 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 861803 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 948650 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 948653 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 957350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 957354 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1044190 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1044204 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 1052890 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 1052905 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1139750 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1139755 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1149755 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# Compile of RX.vhdl was successful.
# Compile of RX_TB.vhdl was successful.
# Compile of FIFO.vhd was successful.
# Compile of LIBRARY.vhdl was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uart_library(body)
# Loading work.rx_tb(behavior)
# Loading work.rx(rtl)
# Loading work.fifo(syn)
run -all
# ** Note: CONFIG
#    Time: 30 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 270 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 87110 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 87120 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 95810 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 95821 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 182670 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 182671 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 191370 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 191372 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 278210 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 278222 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 286910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 286923 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 373770 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 373773 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 382470 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 382474 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 469310 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 469324 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 478010 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 478025 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 564870 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 564875 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 574875 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
run -all
# ** Note: CONFIG
#    Time: 574910 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: STATUS
#    Time: 575130 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 575150 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 661990 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 662 us  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 670690 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 670701 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 757550 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 757551 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 766250 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 766252 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 853090 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 853102 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 861790 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 861803 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 948650 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 948653 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 957350 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 957354 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1044190 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1044204 ns  Iteration: 0  Instance: /rx_tb
# ** Note: STATUS
#    Time: 1052890 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: RX's FIFO is NOT full! -- GOOD
#    Time: 1052905 ns  Iteration: 0  Instance: /rx_tb
# ** Note: READ DATA
#    Time: 1139750 ns  Iteration: 1  Instance: /rx_tb/uut
# ** Note: Received data is correct!
#    Time: 1139755 ns  Iteration: 0  Instance: /rx_tb
# ** Failure: Testbench finished
#    Time: 1149755 ns  Iteration: 0  Process: /rx_tb/stimulus_process File: /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl
# Break in Process stimulus_process at /home/mosa/NTNU/IELEG2113/uart/RX_TB.vhdl line 200
# End time: 00:48:13 on Nov 12,2024, Elapsed time: 0:52:27
# Errors: 2, Warnings: 1
