<stg><name>merge_sort_batch2.110</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %store_ln118 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln118 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:5 %store_ln118 = store i17 0, i17 %i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln118 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_142 = load i17 %i

]]></Node>
<StgValue><ssdm name="i_142"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %k_104 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_104"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %j_106 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_106"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:3 %icmp_ln118 = icmp_eq  i17 %i_142, i17 125000

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 125000, i64 125000, i64 125000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:5 %add_ln118 = add i17 %i_142, i17 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:6 %br_ln118 = br i1 %icmp_ln118, void %for.body.split.i, void %merge_sort_batch2.110.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="17">
<![CDATA[
for.body.split.i:0 %zext_ln118 = zext i17 %i_142

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:1 %specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:2 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:3 %icmp_ln120 = icmp_slt  i32 %j_106, i32 62500

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:4 %icmp_ln120_7 = icmp_slt  i32 %k_104, i32 62500

]]></Node>
<StgValue><ssdm name="icmp_ln120_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.i:5 %and_ln120 = and i1 %icmp_ln120, i1 %icmp_ln120_7

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:6 %multi_radix_hex_kmerge_temp3_0_addr = getelementptr i32 %multi_radix_hex_kmerge_temp3_0, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp3_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:7 %br_ln120 = br i1 %and_ln120, void %if.else16.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else16.i:0 %icmp_ln131 = icmp_eq  i32 %j_106, i32 62500

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16.i:1 %and_ln131 = and i1 %icmp_ln131, i1 %icmp_ln120_7

]]></Node>
<StgValue><ssdm name="and_ln131"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i:2 %br_ln131 = br i1 %and_ln131, void %if.else26.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
if.else26.i:0 %zext_ln136 = zext i32 %j_106

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else26.i:1 %multi_radix_hex_kmerge_temp2_0_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp2_0, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="16">
<![CDATA[
if.else26.i:2 %multi_radix_hex_kmerge_temp2_0_load_1 = load i16 %multi_radix_hex_kmerge_temp2_0_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26.i:4 %j_108 = add i32 %j_106, i32 1

]]></Node>
<StgValue><ssdm name="j_108"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else26.i:5 %store_ln137 = store i32 %j_108, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
if.then20.i:0 %zext_ln132 = zext i32 %k_104

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:1 %multi_radix_hex_kmerge_temp2_1_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp2_1, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
if.then20.i:2 %multi_radix_hex_kmerge_temp2_1_load_1 = load i16 %multi_radix_hex_kmerge_temp2_1_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then20.i:4 %k_106 = add i32 %k_104, i32 1

]]></Node>
<StgValue><ssdm name="k_106"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:5 %store_ln134 = store i32 62500, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:6 %store_ln134 = store i32 %k_106, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:0 %zext_ln121 = zext i32 %j_106

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %multi_radix_hex_kmerge_temp2_0_addr = getelementptr i32 %multi_radix_hex_kmerge_temp2_0, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="16">
<![CDATA[
if.then.i:2 %multi_radix_hex_kmerge_temp2_0_load = load i16 %multi_radix_hex_kmerge_temp2_0_addr

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:3 %zext_ln121_7 = zext i32 %k_104

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %multi_radix_hex_kmerge_temp2_1_addr = getelementptr i32 %multi_radix_hex_kmerge_temp2_1, i64 0, i64 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
if.then.i:5 %multi_radix_hex_kmerge_temp2_1_load = load i16 %multi_radix_hex_kmerge_temp2_1_addr

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:0 %store_ln118 = store i17 %add_ln118, i17 %i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:1 %br_ln118 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
merge_sort_batch2.110.exit:0 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="16">
<![CDATA[
if.else26.i:2 %multi_radix_hex_kmerge_temp2_0_load_1 = load i16 %multi_radix_hex_kmerge_temp2_0_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
if.else26.i:3 %store_ln136 = store i32 %multi_radix_hex_kmerge_temp2_0_load_1, i17 %multi_radix_hex_kmerge_temp3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
if.else26.i:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
if.then20.i:2 %multi_radix_hex_kmerge_temp2_1_load_1 = load i16 %multi_radix_hex_kmerge_temp2_1_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
if.then20.i:3 %store_ln132 = store i32 %multi_radix_hex_kmerge_temp2_1_load_1, i17 %multi_radix_hex_kmerge_temp3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="0"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:7 %br_ln134 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="16">
<![CDATA[
if.then.i:2 %multi_radix_hex_kmerge_temp2_0_load = load i16 %multi_radix_hex_kmerge_temp2_0_addr

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
if.then.i:5 %multi_radix_hex_kmerge_temp2_1_load = load i16 %multi_radix_hex_kmerge_temp2_1_addr

]]></Node>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %icmp_ln121 = icmp_slt  i32 %multi_radix_hex_kmerge_temp2_0_load, i32 %multi_radix_hex_kmerge_temp2_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:7 %br_ln121 = br i1 %icmp_ln121, void %if.else.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
if.else.i:0 %store_ln126 = store i32 %multi_radix_hex_kmerge_temp2_1_load, i17 %multi_radix_hex_kmerge_temp3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:1 %k_105 = add i32 %k_104, i32 1

]]></Node>
<StgValue><ssdm name="k_105"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:2 %store_ln127 = store i32 %k_105, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
if.then6.i:0 %store_ln122 = store i32 %multi_radix_hex_kmerge_temp2_0_load, i17 %multi_radix_hex_kmerge_temp3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then6.i:1 %j_107 = add i32 %j_106, i32 1

]]></Node>
<StgValue><ssdm name="j_107"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then6.i:2 %store_ln124 = store i32 %j_107, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln120" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:3 %br_ln124 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="multi_radix_hex_kmerge_temp3_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="multi_radix_hex_kmerge_temp3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="multi_radix_hex_kmerge_temp2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="multi_radix_hex_kmerge_temp2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="multi_radix_hex_kmerge_temp2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="i" fromId="83" toId="5">
</dataflow>
<dataflow id="85" from="StgValue_83" to="k" fromId="83" toId="6">
</dataflow>
<dataflow id="86" from="StgValue_83" to="j" fromId="83" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln118" fromId="87" toId="8">
</dataflow>
<dataflow id="89" from="j" to="store_ln118" fromId="7" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_87" to="store_ln118" fromId="87" toId="9">
</dataflow>
<dataflow id="91" from="k" to="store_ln118" fromId="6" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln118" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="i" to="store_ln118" fromId="5" toId="10">
</dataflow>
<dataflow id="95" from="i" to="i_142" fromId="5" toId="12">
</dataflow>
<dataflow id="96" from="k" to="k_104" fromId="6" toId="13">
</dataflow>
<dataflow id="97" from="j" to="j_106" fromId="7" toId="14">
</dataflow>
<dataflow id="98" from="i_142" to="icmp_ln118" fromId="12" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln118" fromId="99" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="16">
</dataflow>
<dataflow id="107" from="i_142" to="add_ln118" fromId="12" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln118" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="icmp_ln118" to="br_ln118" fromId="15" toId="18">
</dataflow>
<dataflow id="111" from="i_142" to="zext_ln118" fromId="12" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecPipeline" to="specpipeline_ln119" fromId="112" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specpipeline_ln119" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_87" to="specpipeline_ln119" fromId="87" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_87" to="specpipeline_ln119" fromId="87" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_87" to="specpipeline_ln119" fromId="87" toId="20">
</dataflow>
<dataflow id="120" from="empty_25" to="specpipeline_ln119" fromId="119" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="empty_64" to="specloopname_ln116" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="j_106" to="icmp_ln120" fromId="14" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln120" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="k_104" to="icmp_ln120_7" fromId="13" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_126" to="icmp_ln120_7" fromId="126" toId="23">
</dataflow>
<dataflow id="130" from="icmp_ln120" to="and_ln120" fromId="22" toId="24">
</dataflow>
<dataflow id="131" from="icmp_ln120_7" to="and_ln120" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="multi_radix_hex_kmerge_temp3_0" to="multi_radix_hex_kmerge_temp3_0_addr" fromId="80" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_133" to="multi_radix_hex_kmerge_temp3_0_addr" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="zext_ln118" to="multi_radix_hex_kmerge_temp3_0_addr" fromId="19" toId="25">
</dataflow>
<dataflow id="136" from="and_ln120" to="br_ln120" fromId="24" toId="26">
</dataflow>
<dataflow id="137" from="j_106" to="icmp_ln131" fromId="14" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_126" to="icmp_ln131" fromId="126" toId="27">
</dataflow>
<dataflow id="139" from="icmp_ln131" to="and_ln131" fromId="27" toId="28">
</dataflow>
<dataflow id="140" from="icmp_ln120_7" to="and_ln131" fromId="23" toId="28">
</dataflow>
<dataflow id="141" from="and_ln131" to="br_ln131" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="j_106" to="zext_ln136" fromId="14" toId="30">
</dataflow>
<dataflow id="143" from="multi_radix_hex_kmerge_temp2_0" to="multi_radix_hex_kmerge_temp2_0_addr_1" fromId="81" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_133" to="multi_radix_hex_kmerge_temp2_0_addr_1" fromId="133" toId="31">
</dataflow>
<dataflow id="145" from="zext_ln136" to="multi_radix_hex_kmerge_temp2_0_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="multi_radix_hex_kmerge_temp2_0_addr_1" to="multi_radix_hex_kmerge_temp2_0_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="j_106" to="j_108" fromId="14" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_83" to="j_108" fromId="83" toId="33">
</dataflow>
<dataflow id="149" from="j_108" to="store_ln137" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="j" to="store_ln137" fromId="7" toId="34">
</dataflow>
<dataflow id="151" from="k_104" to="zext_ln132" fromId="13" toId="35">
</dataflow>
<dataflow id="152" from="multi_radix_hex_kmerge_temp2_1" to="multi_radix_hex_kmerge_temp2_1_addr_1" fromId="82" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_133" to="multi_radix_hex_kmerge_temp2_1_addr_1" fromId="133" toId="36">
</dataflow>
<dataflow id="154" from="zext_ln132" to="multi_radix_hex_kmerge_temp2_1_addr_1" fromId="35" toId="36">
</dataflow>
<dataflow id="155" from="multi_radix_hex_kmerge_temp2_1_addr_1" to="multi_radix_hex_kmerge_temp2_1_load_1" fromId="36" toId="37">
</dataflow>
<dataflow id="156" from="k_104" to="k_106" fromId="13" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_83" to="k_106" fromId="83" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_126" to="store_ln134" fromId="126" toId="39">
</dataflow>
<dataflow id="159" from="j" to="store_ln134" fromId="7" toId="39">
</dataflow>
<dataflow id="160" from="k_106" to="store_ln134" fromId="38" toId="40">
</dataflow>
<dataflow id="161" from="k" to="store_ln134" fromId="6" toId="40">
</dataflow>
<dataflow id="162" from="j_106" to="zext_ln121" fromId="14" toId="41">
</dataflow>
<dataflow id="163" from="multi_radix_hex_kmerge_temp2_0" to="multi_radix_hex_kmerge_temp2_0_addr" fromId="81" toId="42">
</dataflow>
<dataflow id="164" from="StgValue_133" to="multi_radix_hex_kmerge_temp2_0_addr" fromId="133" toId="42">
</dataflow>
<dataflow id="165" from="zext_ln121" to="multi_radix_hex_kmerge_temp2_0_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="166" from="multi_radix_hex_kmerge_temp2_0_addr" to="multi_radix_hex_kmerge_temp2_0_load" fromId="42" toId="43">
</dataflow>
<dataflow id="167" from="k_104" to="zext_ln121_7" fromId="13" toId="44">
</dataflow>
<dataflow id="168" from="multi_radix_hex_kmerge_temp2_1" to="multi_radix_hex_kmerge_temp2_1_addr" fromId="82" toId="45">
</dataflow>
<dataflow id="169" from="StgValue_133" to="multi_radix_hex_kmerge_temp2_1_addr" fromId="133" toId="45">
</dataflow>
<dataflow id="170" from="zext_ln121_7" to="multi_radix_hex_kmerge_temp2_1_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="171" from="multi_radix_hex_kmerge_temp2_1_addr" to="multi_radix_hex_kmerge_temp2_1_load" fromId="45" toId="46">
</dataflow>
<dataflow id="172" from="add_ln118" to="store_ln118" fromId="17" toId="47">
</dataflow>
<dataflow id="173" from="i" to="store_ln118" fromId="5" toId="47">
</dataflow>
<dataflow id="174" from="multi_radix_hex_kmerge_temp2_0_addr_1" to="multi_radix_hex_kmerge_temp2_0_load_1" fromId="31" toId="49">
</dataflow>
<dataflow id="175" from="multi_radix_hex_kmerge_temp2_0_load_1" to="store_ln136" fromId="49" toId="50">
</dataflow>
<dataflow id="176" from="multi_radix_hex_kmerge_temp3_0_addr" to="store_ln136" fromId="25" toId="50">
</dataflow>
<dataflow id="177" from="multi_radix_hex_kmerge_temp2_1_addr_1" to="multi_radix_hex_kmerge_temp2_1_load_1" fromId="36" toId="52">
</dataflow>
<dataflow id="178" from="multi_radix_hex_kmerge_temp2_1_load_1" to="store_ln132" fromId="52" toId="53">
</dataflow>
<dataflow id="179" from="multi_radix_hex_kmerge_temp3_0_addr" to="store_ln132" fromId="25" toId="53">
</dataflow>
<dataflow id="180" from="multi_radix_hex_kmerge_temp2_0_addr" to="multi_radix_hex_kmerge_temp2_0_load" fromId="42" toId="55">
</dataflow>
<dataflow id="181" from="multi_radix_hex_kmerge_temp2_1_addr" to="multi_radix_hex_kmerge_temp2_1_load" fromId="45" toId="56">
</dataflow>
<dataflow id="182" from="multi_radix_hex_kmerge_temp2_0_load" to="icmp_ln121" fromId="55" toId="57">
</dataflow>
<dataflow id="183" from="multi_radix_hex_kmerge_temp2_1_load" to="icmp_ln121" fromId="56" toId="57">
</dataflow>
<dataflow id="184" from="icmp_ln121" to="br_ln121" fromId="57" toId="58">
</dataflow>
<dataflow id="185" from="multi_radix_hex_kmerge_temp2_1_load" to="store_ln126" fromId="56" toId="59">
</dataflow>
<dataflow id="186" from="multi_radix_hex_kmerge_temp3_0_addr" to="store_ln126" fromId="25" toId="59">
</dataflow>
<dataflow id="187" from="k_104" to="k_105" fromId="13" toId="60">
</dataflow>
<dataflow id="188" from="StgValue_83" to="k_105" fromId="83" toId="60">
</dataflow>
<dataflow id="189" from="k_105" to="store_ln127" fromId="60" toId="61">
</dataflow>
<dataflow id="190" from="k" to="store_ln127" fromId="6" toId="61">
</dataflow>
<dataflow id="191" from="multi_radix_hex_kmerge_temp2_0_load" to="store_ln122" fromId="55" toId="63">
</dataflow>
<dataflow id="192" from="multi_radix_hex_kmerge_temp3_0_addr" to="store_ln122" fromId="25" toId="63">
</dataflow>
<dataflow id="193" from="j_106" to="j_107" fromId="14" toId="64">
</dataflow>
<dataflow id="194" from="StgValue_83" to="j_107" fromId="83" toId="64">
</dataflow>
<dataflow id="195" from="j_107" to="store_ln124" fromId="64" toId="65">
</dataflow>
<dataflow id="196" from="j" to="store_ln124" fromId="7" toId="65">
</dataflow>
<dataflow id="197" from="icmp_ln118" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="198" from="and_ln120" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="199" from="and_ln131" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="200" from="and_ln120" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="201" from="and_ln131" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="202" from="icmp_ln121" to="StgValue_3" fromId="57" toId="3">
</dataflow>
</dataflows>


</stg>
