// Seed: 3925071770
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri1 id_2,
    output wire id_3
);
  assign id_2 = -1;
  parameter id_5 = 1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_7 = 32'd99
) (
    output wand  _id_0,
    input  uwire id_1,
    output tri0  id_2
);
  logic [7:0][-1 : -1] id_4;
  integer [1 'd0 : 1 'b0] id_5 = 1'h0 && id_5;
  logic [-1 : id_0] \id_6 = id_4;
  localparam id_7 = 1;
  bit id_8 = 1;
  assign id_4[|1 : 1] = id_1;
  assign id_2 = -1;
  assign id_4[-1'b0] = id_4 ^ id_4;
  always id_8 = \id_6 ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire [(  -1 'd0 ) : id_7] id_9;
  logic [7:0] id_10, id_11, id_12, id_13, id_14, id_15;
  or primCall (id_2, \id_6 , id_4, id_1, id_5, id_7, id_8);
  if (-1'b0) assign id_13 = id_12;
  assign \id_6 = 1'h0;
  assign id_13[-1] = 1;
  always id_8 = id_10 ? id_8 : id_7;
  wire [-1 'b0 : 1] id_16;
endmodule
