

================================================================
== Vivado HLS Report for 'cache_module'
================================================================
* Date:           Thu Jul 31 13:47:36 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        cache_module
* Solution:       cache_module
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     11.19|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  339|  361|  340|  362|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  300|  303|        15|          -|          -|    20|    no    |
        | + Loop 1.1  |   11|   11|         8|          1|          1|     5|    yes   |
        |- Loop 2     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 3     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 4     |   33|   33|        13|          7|          1|     4|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 7, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 46
* Pipeline: 4
  Pipeline-0: II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
  Pipeline-1: II = 1, D = 7, States = { 16 17 18 19 20 21 22 }
  Pipeline-2: II = 1, D = 7, States = { 24 25 26 27 28 29 30 }
  Pipeline-3: II = 7, D = 13, States = { 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	31  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	12  / (exitcond2)
	5  / (!exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / true
13 --> 
	3  / (!tmp_9)
	14  / (tmp_9)
14 --> 
	15  / true
15 --> 
	23  / (tmp_s)
	16  / (!tmp_s)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (indvar9)
	16  / (!indvar9)
23 --> 
	31  / (tmp_4)
	24  / (!tmp_4)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (indvar1)
	24  / (!indvar1)
31 --> 
	32  / true
32 --> 
	45  / (exitcond)
	33  / (!exitcond)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	32  / true
45 --> 
	46  / true
46 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: inAppID_read [2/2] 0.00ns
:9  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_1: applist_base_addr_read [2/2] 0.00ns
:10  %applist_base_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %applist_base_addr) nounwind

ST_1: buff [1/1] 2.39ns
:11  %buff = alloca [5 x i32], align 16


 <State 2>: 2.44ns
ST_2: stg_50 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_2: stg_51 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %applist_base_addr) nounwind, !map !6

ST_2: stg_52 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outAppID) nounwind, !map !12

ST_2: stg_53 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outHWSW) nounwind, !map !16

ST_2: stg_54 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStateAddr) nounwind, !map !20

ST_2: stg_55 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outLogAddr) nounwind, !map !24

ST_2: stg_56 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outReadIndex) nounwind, !map !28

ST_2: stg_57 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inAppID) nounwind, !map !32

ST_2: stg_58 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_2: inAppID_read [1/2] 0.00ns
:9  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_2: applist_base_addr_read [1/2] 0.00ns
:10  %applist_base_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %applist_base_addr) nounwind

ST_2: stg_61 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_62 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_63 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_64 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %applist_base_addr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_65 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %applist_base_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_66 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %outAppID, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_67 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32* %outHWSW, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_68 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32* %outStateAddr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_69 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32* %outLogAddr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_70 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i32* %outReadIndex, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_71 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 %inAppID, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_72 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecIFCore(i32 %inAppID, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: buff_addr [1/1] 0.00ns
:24  %buff_addr = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 0

ST_2: tmp_2 [1/1] 2.44ns
:25  %tmp_2 = add i32 %applist_base_addr_read, 8

ST_2: tmp_3_cast [1/1] 0.00ns
:26  %tmp_3_cast = zext i32 %tmp_2 to i33

ST_2: stg_76 [1/1] 1.26ns
:27  br label %1


 <State 3>: 5.00ns
ST_3: i [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %burst.rd.end ]

ST_3: tmp_1 [1/1] 1.91ns
:1  %tmp_1 = icmp ult i5 %i, -12

ST_3: i_1 [1/1] 1.72ns
:2  %i_1 = add i5 %i, 1

ST_3: stg_80 [1/1] 1.57ns
:3  br i1 %tmp_1, label %2, label %.loopexit

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

ST_3: p_shl [1/1] 0.00ns
:1  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i, i4 0)

ST_3: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i9 %p_shl to i33

ST_3: p_shl1 [1/1] 0.00ns
:3  %p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

ST_3: p_shl1_cast [1/1] 0.00ns
:4  %p_shl1_cast = zext i7 %p_shl1 to i33

ST_3: tmp1 [1/1] 2.44ns
:5  %tmp1 = add i33 %p_shl1_cast, %tmp_3_cast

ST_3: tmp_6 [1/1] 2.56ns
:6  %tmp_6 = add i33 %tmp1, %p_shl_cast

ST_3: tmp_7 [1/1] 0.00ns
:7  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %tmp_6, i32 2, i32 32)

ST_3: tmp_7_cast [1/1] 0.00ns
:8  %tmp_7_cast = zext i31 %tmp_7 to i64

ST_3: a_addr [1/1] 0.00ns
:9  %a_addr = getelementptr inbounds i32* %a, i64 %tmp_7_cast

ST_3: stg_91 [1/1] 1.25ns
:10  br label %burst.rd.header


 <State 4>: 1.62ns
ST_4: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i3 [ %indvar_next, %burst.rd.body3 ], [ 0, %2 ]

ST_4: exitcond2 [1/1] 1.62ns
burst.rd.header:1  %exitcond2 = icmp eq i3 %indvar, -3

ST_4: indvar_next [1/1] 0.80ns
burst.rd.header:2  %indvar_next = add i3 %indvar, 1

ST_4: stg_95 [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond2, label %burst.rd.end, label %burst.rd.body1

ST_4: isIter0 [1/1] 1.62ns
burst.rd.body1:3  %isIter0 = icmp eq i3 %indvar, 0

ST_4: stg_97 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 5>: 8.75ns
ST_5: a_addr_req [5/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 6>: 8.75ns
ST_6: a_addr_req [4/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 7>: 8.75ns
ST_7: a_addr_req [3/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 8>: 8.75ns
ST_8: a_addr_req [2/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 9>: 8.75ns
ST_9: a_addr_req [1/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind

ST_9: stg_103 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3


 <State 10>: 8.75ns
ST_10: a_addr_read [1/1] 8.75ns
burst.rd.body3:0  %a_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr) nounwind


 <State 11>: 2.39ns
ST_11: empty_20 [1/1] 0.00ns
burst.rd.body1:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_11: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str8) nounwind

ST_11: empty_21 [1/1] 0.00ns
burst.rd.body1:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str7) nounwind

ST_11: tmp [1/1] 0.00ns
burst.rd.body3:1  %tmp = zext i3 %indvar to i64

ST_11: buff_addr_4 [1/1] 0.00ns
burst.rd.body3:2  %buff_addr_4 = getelementptr [5 x i32]* %buff, i64 0, i64 %tmp

ST_11: stg_110 [1/1] 2.39ns
burst.rd.body3:3  store i32 %a_addr_read, i32* %buff_addr_4, align 4

ST_11: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str8, i32 %burstread_rbegin) nounwind

ST_11: stg_112 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 12>: 2.39ns
ST_12: temp_outAppID [2/2] 2.39ns
burst.rd.end:0  %temp_outAppID = load i32* %buff_addr, align 16


 <State 13>: 4.91ns
ST_13: temp_outAppID [1/2] 2.39ns
burst.rd.end:0  %temp_outAppID = load i32* %buff_addr, align 16

ST_13: tmp_9 [1/1] 2.52ns
burst.rd.end:1  %tmp_9 = icmp eq i32 %temp_outAppID, %inAppID_read

ST_13: stg_116 [1/1] 0.00ns
burst.rd.end:2  br i1 %tmp_9, label %.critedge, label %1

ST_13: buff_addr_1 [1/1] 0.00ns
.critedge:0  %buff_addr_1 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 2

ST_13: hb_cache_0_state_addr [2/2] 2.39ns
.critedge:1  %hb_cache_0_state_addr = load i32* %buff_addr_1, align 8


 <State 14>: 2.39ns
ST_14: hb_cache_0_state_addr [1/2] 2.39ns
.critedge:1  %hb_cache_0_state_addr = load i32* %buff_addr_1, align 8

ST_14: buff_addr_2 [1/1] 0.00ns
.critedge:2  %buff_addr_2 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 3

ST_14: hb_cache_0_log_addr [2/2] 2.39ns
.critedge:3  %hb_cache_0_log_addr = load i32* %buff_addr_2, align 4

ST_14: buff_addr_3 [1/1] 0.00ns
.critedge:4  %buff_addr_3 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 4

ST_14: temp_outReadIndex [2/2] 2.39ns
.critedge:5  %temp_outReadIndex = load i32* %buff_addr_3, align 16


 <State 15>: 2.52ns
ST_15: hb_cache_0_log_addr [1/2] 2.39ns
.critedge:3  %hb_cache_0_log_addr = load i32* %buff_addr_2, align 4

ST_15: temp_outReadIndex [1/2] 2.39ns
.critedge:5  %temp_outReadIndex = load i32* %buff_addr_3, align 16

ST_15: tmp_s [1/1] 2.52ns
.critedge:6  %tmp_s = icmp eq i32 %hb_cache_0_state_addr, 0

ST_15: stg_127 [1/1] 0.00ns
.critedge:7  br i1 %tmp_s, label %.critedge._crit_edge, label %3

ST_15: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %hb_cache_0_state_addr, i32 2, i32 31)

ST_15: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i30 %tmp_8 to i64

ST_15: a_addr_1 [1/1] 0.00ns
:2  %a_addr_1 = getelementptr inbounds i32* %a, i64 %tmp_3

ST_15: stg_131 [1/1] 1.30ns
:3  br label %burst.rd.header8


 <State 16>: 0.00ns
ST_16: indvar9 [1/1] 0.00ns
burst.rd.header8:1  %indvar9 = phi i1 [ true, %burst.rd.body15 ], [ false, %3 ]

ST_16: stg_133 [1/1] 0.00ns
burst.rd.body15:6  br label %burst.rd.header8


 <State 17>: 8.75ns
ST_17: a_addr_1_req [5/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 18>: 8.75ns
ST_18: a_addr_1_req [4/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 19>: 8.75ns
ST_19: a_addr_1_req [3/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 20>: 8.75ns
ST_20: a_addr_1_req [2/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 21>: 8.75ns
ST_21: a_addr_1_req [1/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 22>: 8.75ns
ST_22: read_index_load4 [1/1] 0.00ns
burst.rd.header8:0  %read_index_load4 = phi i32 [ %read_index, %burst.rd.body15 ], [ undef, %3 ]

ST_22: stg_140 [1/1] 0.00ns
burst.rd.header8:2  br i1 %indvar9, label %.critedge._crit_edge, label %burst.rd.body15

ST_22: empty_22 [1/1] 0.00ns
burst.rd.body15:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_22: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body15:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str10) nounwind

ST_22: empty_23 [1/1] 0.00ns
burst.rd.body15:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str9) nounwind

ST_22: read_index [1/1] 8.75ns
burst.rd.body15:4  %read_index = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_1) nounwind

ST_22: burstread_rend14 [1/1] 0.00ns
burst.rd.body15:5  %burstread_rend14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str10, i32 %burstread_rbegin1) nounwind


 <State 23>: 4.09ns
ST_23: read_index_load [1/1] 0.00ns
.critedge._crit_edge:0  %read_index_load = phi i32 [ undef, %.critedge ], [ %read_index_load4, %burst.rd.header8 ]

ST_23: tmp_4 [1/1] 2.52ns
.critedge._crit_edge:1  %tmp_4 = icmp eq i32 %hb_cache_0_log_addr, 0

ST_23: stg_148 [1/1] 1.57ns
.critedge._crit_edge:2  br i1 %tmp_4, label %.loopexit, label %4

ST_23: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = trunc i32 %read_index_load to i26

ST_23: tmp2 [1/1] 0.00ns
:1  %tmp2 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_5, i6 -12)

ST_23: tmp_10 [1/1] 2.44ns
:2  %tmp_10 = add i32 %tmp2, %hb_cache_0_log_addr

ST_23: tmp_11 [1/1] 0.00ns
:3  %tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_10, i32 2, i32 31)

ST_23: tmp_12 [1/1] 0.00ns
:4  %tmp_12 = zext i30 %tmp_11 to i64

ST_23: a_addr_2 [1/1] 0.00ns
:5  %a_addr_2 = getelementptr inbounds i32* %a, i64 %tmp_12

ST_23: stg_155 [1/1] 1.30ns
:6  br label %burst.rd.header20


 <State 24>: 0.00ns
ST_24: indvar1 [1/1] 0.00ns
burst.rd.header20:1  %indvar1 = phi i1 [ true, %burst.rd.body117 ], [ false, %4 ]

ST_24: stg_157 [1/1] 0.00ns
burst.rd.body117:6  br label %burst.rd.header20


 <State 25>: 8.75ns
ST_25: a_addr_2_req [5/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 26>: 8.75ns
ST_26: a_addr_2_req [4/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 27>: 8.75ns
ST_27: a_addr_2_req [3/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 28>: 8.75ns
ST_28: a_addr_2_req [2/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 29>: 8.75ns
ST_29: a_addr_2_req [1/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 30>: 8.75ns
ST_30: temp_outHWSW2 [1/1] 0.00ns
burst.rd.header20:0  %temp_outHWSW2 = phi i32 [ %window_rate, %burst.rd.body117 ], [ undef, %4 ]

ST_30: stg_164 [1/1] 1.57ns
burst.rd.header20:2  br i1 %indvar1, label %.loopexit, label %burst.rd.body117

ST_30: empty_24 [1/1] 0.00ns
burst.rd.body117:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_30: burstread_rbegin2 [1/1] 0.00ns
burst.rd.body117:1  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12) nounwind

ST_30: empty_25 [1/1] 0.00ns
burst.rd.body117:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str11) nounwind

ST_30: window_rate [1/1] 8.75ns
burst.rd.body117:4  %window_rate = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_2) nounwind

ST_30: burstread_rend26 [1/1] 0.00ns
burst.rd.body117:5  %burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %burstread_rbegin2) nounwind


 <State 31>: 2.52ns
ST_31: temp_outAppID1 [1/1] 0.00ns
.loopexit:0  %temp_outAppID1 = phi i32 [ %inAppID_read, %.critedge._crit_edge ], [ %inAppID_read, %burst.rd.header20 ], [ 0, %1 ]

ST_31: temp_outStateAddr [1/1] 0.00ns
.loopexit:1  %temp_outStateAddr = phi i32 [ %hb_cache_0_state_addr, %.critedge._crit_edge ], [ %hb_cache_0_state_addr, %burst.rd.header20 ], [ 0, %1 ]

ST_31: temp_outLogAddr [1/1] 0.00ns
.loopexit:2  %temp_outLogAddr = phi i32 [ %hb_cache_0_log_addr, %.critedge._crit_edge ], [ %hb_cache_0_log_addr, %burst.rd.header20 ], [ 0, %1 ]

ST_31: temp_outHWSW1 [1/1] 0.00ns
.loopexit:3  %temp_outHWSW1 = phi i32 [ undef, %.critedge._crit_edge ], [ %temp_outHWSW2, %burst.rd.header20 ], [ 0, %1 ]

ST_31: temp_outReadIndex1 [1/1] 0.00ns
.loopexit:4  %temp_outReadIndex1 = phi i32 [ %temp_outReadIndex, %.critedge._crit_edge ], [ %temp_outReadIndex, %burst.rd.header20 ], [ 0, %1 ]

ST_31: refresher_read_index_1 [1/1] 0.00ns
.loopexit:5  %refresher_read_index_1 = alloca i32, align 4

ST_31: tmp_13 [1/1] 2.52ns
.loopexit:6  %tmp_13 = icmp eq i32 %inAppID_read, 0

ST_31: tmp_14 [1/1] 2.52ns
.loopexit:7  %tmp_14 = icmp eq i32 %temp_outStateAddr, 0

ST_31: tmp_15 [1/1] 2.52ns
.loopexit:8  %tmp_15 = icmp eq i32 %temp_outLogAddr, 0

ST_31: tmp_16 [1/1] 0.00ns
.loopexit:9  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_outStateAddr, i32 2, i32 31)

ST_31: tmp_17 [1/1] 0.00ns
.loopexit:10  %tmp_17 = zext i30 %tmp_16 to i64

ST_31: a_addr_3 [1/1] 0.00ns
.loopexit:11  %a_addr_3 = getelementptr inbounds i32* %a, i64 %tmp_17

ST_31: stg_182 [1/1] 1.25ns
.loopexit:12  br label %._crit_edge2


 <State 32>: 1.62ns
ST_32: i_2 [1/1] 0.00ns
._crit_edge2:0  %i_2 = phi i3 [ 0, %.loopexit ], [ %i_3, %branch12 ], [ %i_3, %._crit_edge387 ], [ %i_3, %branch0 ]

ST_32: exitcond [1/1] 1.62ns
._crit_edge2:1  %exitcond = icmp eq i3 %i_2, -4

ST_32: i_3 [1/1] 0.80ns
._crit_edge2:2  %i_3 = add i3 %i_2, 1

ST_32: stg_186 [1/1] 0.00ns
._crit_edge2:3  br i1 %exitcond, label %5, label %branch0

ST_32: empty_26 [1/1] 0.00ns
branch0:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_32: stg_188 [1/1] 0.00ns
branch0:1  br i1 %tmp_13, label %._crit_edge2, label %branch4

ST_32: stg_189 [1/1] 0.00ns
branch4:0  br i1 %tmp_14, label %._crit_edge387, label %burst.rd.body129

ST_32: stg_190 [1/1] 0.00ns
._crit_edge387:0  br i1 %tmp_15, label %._crit_edge2, label %branch12


 <State 33>: 8.75ns
ST_33: a_addr_3_req [5/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 34>: 8.75ns
ST_34: a_addr_3_req [4/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 35>: 8.75ns
ST_35: a_addr_3_req [3/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 36>: 8.75ns
ST_36: a_addr_3_req [2/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 37>: 8.75ns
ST_37: a_addr_3_req [1/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 38>: 8.75ns
ST_38: refresher_read_index [1/1] 8.75ns
burst.rd.body129:3  %refresher_read_index = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_3) nounwind

ST_38: stg_197 [1/1] 0.00ns
burst.rd.body129:5  store i32 %refresher_read_index, i32* %refresher_read_index_1, align 4


 <State 39>: 11.19ns
ST_39: refresher_read_index_1_load [1/1] 0.00ns
branch12:0  %refresher_read_index_1_load = load i32* %refresher_read_index_1, align 4

ST_39: tmp_18 [1/1] 0.00ns
branch12:1  %tmp_18 = trunc i32 %refresher_read_index_1_load to i26

ST_39: tmp3 [1/1] 0.00ns
branch12:2  %tmp3 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_18, i6 -12)

ST_39: tmp_19 [1/1] 2.44ns
branch12:3  %tmp_19 = add i32 %tmp3, %temp_outLogAddr

ST_39: tmp_20 [1/1] 0.00ns
branch12:4  %tmp_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_19, i32 2, i32 31)

ST_39: tmp_21 [1/1] 0.00ns
branch12:5  %tmp_21 = zext i30 %tmp_20 to i64

ST_39: a_addr_4 [1/1] 0.00ns
branch12:6  %a_addr_4 = getelementptr inbounds i32* %a, i64 %tmp_21

ST_39: a_addr_4_req [5/5] 8.75ns
branch12:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 40>: 8.75ns
ST_40: a_addr_4_req [4/5] 8.75ns
branch12:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 41>: 8.75ns
ST_41: a_addr_4_req [3/5] 8.75ns
branch12:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 42>: 8.75ns
ST_42: a_addr_4_req [2/5] 8.75ns
branch12:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 43>: 8.75ns
ST_43: a_addr_4_req [1/5] 8.75ns
branch12:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 44>: 8.75ns
ST_44: burstread_rbegin3 [1/1] 0.00ns
burst.rd.body129:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14) nounwind

ST_44: empty_27 [1/1] 0.00ns
burst.rd.body129:1  %empty_27 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str13) nounwind

ST_44: burstread_rend38 [1/1] 0.00ns
burst.rd.body129:4  %burstread_rend38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %burstread_rbegin3) nounwind

ST_44: stg_213 [1/1] 0.00ns
burst.rd.body129:6  br label %._crit_edge387

ST_44: burstread_rbegin4 [1/1] 0.00ns
branch12:7  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str16) nounwind

ST_44: empty_28 [1/1] 0.00ns
branch12:8  %empty_28 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str15) nounwind

ST_44: a_addr_4_read [1/1] 8.75ns
branch12:10  %a_addr_4_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_4) nounwind

ST_44: burstread_rend50 [1/1] 0.00ns
branch12:11  %burstread_rend50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str16, i32 %burstread_rbegin4) nounwind

ST_44: stg_218 [1/1] 0.00ns
branch12:12  br label %._crit_edge2


 <State 45>: 0.00ns
ST_45: stg_219 [2/2] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %outAppID, i32 %temp_outAppID1) nounwind

ST_45: stg_220 [2/2] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %outStateAddr, i32 %temp_outStateAddr) nounwind

ST_45: stg_221 [2/2] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.i32P(i32* %outLogAddr, i32 %temp_outLogAddr) nounwind

ST_45: stg_222 [2/2] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.i32P(i32* %outReadIndex, i32 %temp_outReadIndex1) nounwind

ST_45: stg_223 [2/2] 0.00ns
:8  call void @_ssdm_op_Write.ap_none.i32P(i32* %outHWSW, i32 %temp_outHWSW1) nounwind


 <State 46>: 0.00ns
ST_46: stg_224 [1/2] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %outAppID, i32 %temp_outAppID1) nounwind

ST_46: stg_225 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %outAppID, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_46: stg_226 [1/2] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %outStateAddr, i32 %temp_outStateAddr) nounwind

ST_46: stg_227 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i32* %outStateAddr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_46: stg_228 [1/2] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.i32P(i32* %outLogAddr, i32 %temp_outLogAddr) nounwind

ST_46: stg_229 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %outLogAddr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_46: stg_230 [1/2] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.i32P(i32* %outReadIndex, i32 %temp_outReadIndex1) nounwind

ST_46: stg_231 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32* %outReadIndex, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_46: stg_232 [1/2] 0.00ns
:8  call void @_ssdm_op_Write.ap_none.i32P(i32* %outHWSW, i32 %temp_outHWSW1) nounwind

ST_46: stg_233 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32* %outHWSW, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_46: stg_234 [1/1] 0.00ns
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x3668180; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ applist_base_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x339e080; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outAppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x33a9a00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outHWSW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x235a790; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStateAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x35184c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLogAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3601f20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outReadIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36c46c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inAppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x340e480; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff                        (alloca           ) [ 00111111111111100000000000000000000000000000000]
stg_50                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_51                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_52                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_53                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_54                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_55                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_56                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_57                      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
stg_58                      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000]
inAppID_read                (read             ) [ 00011111111111111111111111111111000000000000000]
applist_base_addr_read      (read             ) [ 00000000000000000000000000000000000000000000000]
stg_61                      (specbus          ) [ 00000000000000000000000000000000000000000000000]
stg_62                      (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_63                      (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_64                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_65                      (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_66                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_67                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_68                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_69                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_70                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_71                      (specwire         ) [ 00000000000000000000000000000000000000000000000]
stg_72                      (specifcore       ) [ 00000000000000000000000000000000000000000000000]
buff_addr                   (getelementptr    ) [ 00011111111111000000000000000000000000000000000]
tmp_2                       (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_3_cast                  (zext             ) [ 00011111111111000000000000000000000000000000000]
stg_76                      (br               ) [ 00111111111111000000000000000000000000000000000]
i                           (phi              ) [ 00010000000000000000000000000000000000000000000]
tmp_1                       (icmp             ) [ 00011111111111000000000000000000000000000000000]
i_1                         (add              ) [ 00111111111111000000000000000000000000000000000]
stg_80                      (br               ) [ 00011111111111111111111111111111000000000000000]
empty                       (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
p_shl                       (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_shl_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000]
p_shl1                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
p_shl1_cast                 (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp1                        (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_6                       (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_7                       (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_7_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000]
a_addr                      (getelementptr    ) [ 00001111111100000000000000000000000000000000000]
stg_91                      (br               ) [ 00011111111111000000000000000000000000000000000]
indvar                      (phi              ) [ 00001111111100000000000000000000000000000000000]
exitcond2                   (icmp             ) [ 00011111111111000000000000000000000000000000000]
indvar_next                 (add              ) [ 00011111111111000000000000000000000000000000000]
stg_95                      (br               ) [ 00000000000000000000000000000000000000000000000]
isIter0                     (icmp             ) [ 00001111110000000000000000000000000000000000000]
stg_97                      (br               ) [ 00000000000000000000000000000000000000000000000]
a_addr_req                  (readreq          ) [ 00000000000000000000000000000000000000000000000]
stg_103                     (br               ) [ 00000000000000000000000000000000000000000000000]
a_addr_read                 (read             ) [ 00001000000100000000000000000000000000000000000]
empty_20                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
burstread_rbegin            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
empty_21                    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
tmp                         (zext             ) [ 00000000000000000000000000000000000000000000000]
buff_addr_4                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
stg_110                     (store            ) [ 00000000000000000000000000000000000000000000000]
burstread_rend              (specregionend    ) [ 00000000000000000000000000000000000000000000000]
stg_112                     (br               ) [ 00011111111111000000000000000000000000000000000]
temp_outAppID               (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_9                       (icmp             ) [ 00011111111111000000000000000000000000000000000]
stg_116                     (br               ) [ 00111111111111000000000000000000000000000000000]
buff_addr_1                 (getelementptr    ) [ 00000000000000100000000000000000000000000000000]
hb_cache_0_state_addr       (load             ) [ 00010000000000011111111111111111000000000000000]
buff_addr_2                 (getelementptr    ) [ 00000000000000010000000000000000000000000000000]
buff_addr_3                 (getelementptr    ) [ 00000000000000010000000000000000000000000000000]
hb_cache_0_log_addr         (load             ) [ 00010000000000001111111111111111000000000000000]
temp_outReadIndex           (load             ) [ 00010000000000001111111111111111000000000000000]
tmp_s                       (icmp             ) [ 00000000000000010000000000000000000000000000000]
stg_127                     (br               ) [ 00000000000000011111111100000000000000000000000]
tmp_8                       (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_3                       (zext             ) [ 00000000000000000000000000000000000000000000000]
a_addr_1                    (getelementptr    ) [ 00000000000000001111111000000000000000000000000]
stg_131                     (br               ) [ 00000000000000011111111000000000000000000000000]
indvar9                     (phi              ) [ 00000000000000001111111000000000000000000000000]
stg_133                     (br               ) [ 00000000000000011111111000000000000000000000000]
a_addr_1_req                (readreq          ) [ 00000000000000000000000000000000000000000000000]
read_index_load4            (phi              ) [ 00000000000000011111111100000000000000000000000]
stg_140                     (br               ) [ 00000000000000011111111100000000000000000000000]
empty_22                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
burstread_rbegin1           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
empty_23                    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
read_index                  (read             ) [ 00000000000000011111111000000000000000000000000]
burstread_rend14            (specregionend    ) [ 00000000000000000000000000000000000000000000000]
read_index_load             (phi              ) [ 00000000000000000000000100000000000000000000000]
tmp_4                       (icmp             ) [ 00000000000000000000000100000000000000000000000]
stg_148                     (br               ) [ 00010000000000000000000111111111000000000000000]
tmp_5                       (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp2                        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_10                      (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_11                      (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_12                      (zext             ) [ 00000000000000000000000000000000000000000000000]
a_addr_2                    (getelementptr    ) [ 00000000000000000000000011111110000000000000000]
stg_155                     (br               ) [ 00000000000000000000000111111110000000000000000]
indvar1                     (phi              ) [ 00000000000000000000000011111110000000000000000]
stg_157                     (br               ) [ 00000000000000000000000111111110000000000000000]
a_addr_2_req                (readreq          ) [ 00000000000000000000000000000000000000000000000]
temp_outHWSW2               (phi              ) [ 00010000000000000000000111111111000000000000000]
stg_164                     (br               ) [ 00010000000000000000000111111111000000000000000]
empty_24                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
burstread_rbegin2           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
empty_25                    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
window_rate                 (read             ) [ 00000000000000000000000111111110000000000000000]
burstread_rend26            (specregionend    ) [ 00000000000000000000000000000000000000000000000]
temp_outAppID1              (phi              ) [ 00000000000000000000000000000001111111111111111]
temp_outStateAddr           (phi              ) [ 00000000000000000000000000000001111111111111111]
temp_outLogAddr             (phi              ) [ 00000000000000000000000000000001111111111111111]
temp_outHWSW1               (phi              ) [ 00000000000000000000000000000001111111111111111]
temp_outReadIndex1          (phi              ) [ 00000000000000000000000000000001111111111111111]
refresher_read_index_1      (alloca           ) [ 00000000000000000000000000000000111111111111100]
tmp_13                      (icmp             ) [ 00000000000000000000000000000000111111111111100]
tmp_14                      (icmp             ) [ 00000000000000000000000000000000111111111111100]
tmp_15                      (icmp             ) [ 00000000000000000000000000000000111111111111100]
tmp_16                      (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_17                      (zext             ) [ 00000000000000000000000000000000000000000000000]
a_addr_3                    (getelementptr    ) [ 00000000000000000000000000000000111111111111100]
stg_182                     (br               ) [ 00000000000000000000000000000001111111111111100]
i_2                         (phi              ) [ 00000000000000000000000000000000100000000000000]
exitcond                    (icmp             ) [ 00000000000000000000000000000000111111111111100]
i_3                         (add              ) [ 00000000000000000000000000000001111111111111100]
stg_186                     (br               ) [ 00000000000000000000000000000000000000000000000]
empty_26                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
stg_188                     (br               ) [ 00000000000000000000000000000001111111111111100]
stg_189                     (br               ) [ 00000000000000000000000000000000000000000000000]
stg_190                     (br               ) [ 00000000000000000000000000000001111111111111100]
a_addr_3_req                (readreq          ) [ 00000000000000000000000000000000000000000000000]
refresher_read_index        (read             ) [ 00000000000000000000000000000000000000000000000]
stg_197                     (store            ) [ 00000000000000000000000000000000000000000000000]
refresher_read_index_1_load (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_18                      (trunc            ) [ 00000000000000000000000000000000000000000000000]
tmp3                        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000]
tmp_19                      (add              ) [ 00000000000000000000000000000000000000000000000]
tmp_20                      (partselect       ) [ 00000000000000000000000000000000000000000000000]
tmp_21                      (zext             ) [ 00000000000000000000000000000000000000000000000]
a_addr_4                    (getelementptr    ) [ 00000000000000000000000000000000011111001111100]
a_addr_4_req                (readreq          ) [ 00000000000000000000000000000000000000000000000]
burstread_rbegin3           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
empty_27                    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
burstread_rend38            (specregionend    ) [ 00000000000000000000000000000000000000000000000]
stg_213                     (br               ) [ 00000000000000000000000000000000000000000000000]
burstread_rbegin4           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
empty_28                    (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
a_addr_4_read               (read             ) [ 00000000000000000000000000000000000000000000000]
burstread_rend50            (specregionend    ) [ 00000000000000000000000000000000000000000000000]
stg_218                     (br               ) [ 00000000000000000000000000000001111111111111100]
stg_224                     (write            ) [ 00000000000000000000000000000000000000000000000]
stg_225                     (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_226                     (write            ) [ 00000000000000000000000000000000000000000000000]
stg_227                     (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_228                     (write            ) [ 00000000000000000000000000000000000000000000000]
stg_229                     (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_230                     (write            ) [ 00000000000000000000000000000000000000000000000]
stg_231                     (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_232                     (write            ) [ 00000000000000000000000000000000000000000000000]
stg_233                     (specifcore       ) [ 00000000000000000000000000000000000000000000000]
stg_234                     (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="applist_base_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applist_base_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outAppID">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outAppID"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outHWSW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outHWSW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStateAddr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStateAddr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outLogAddr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLogAddr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outReadIndex">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outReadIndex"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inAppID">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inAppID"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str11"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str13"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str15"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="buff_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="refresher_read_index_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="refresher_read_index_1/31 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inAppID_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="applist_base_addr_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_readreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="a_addr_req/5 a_addr_1_req/17 a_addr_2_req/25 a_addr_3_req/33 a_addr_4_req/39 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="5"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_addr_read/10 read_index/22 window_rate/30 refresher_read_index/38 a_addr_4_read/44 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="2"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_219/45 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="2"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_220/45 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="2"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_221/45 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="2"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_222/45 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="2"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_223/45 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buff_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="buff_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_4/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="3" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="5" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_110/11 temp_outAppID/12 hb_cache_0_state_addr/13 hb_cache_0_log_addr/14 temp_outReadIndex/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="buff_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buff_addr_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buff_addr_3_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_3/14 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar9_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar9 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar9_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar9/16 "/>
</bind>
</comp>

<comp id="289" class="1005" name="read_index_load4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_index_load4 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="read_index_load4_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="7"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load4/22 "/>
</bind>
</comp>

<comp id="301" class="1005" name="read_index_load_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="8"/>
<pin id="303" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="read_index_load (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="read_index_load_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="8"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load/23 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/24 "/>
</bind>
</comp>

<comp id="326" class="1005" name="temp_outHWSW2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_outHWSW2 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="temp_outHWSW2_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="7"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outHWSW2/30 "/>
</bind>
</comp>

<comp id="338" class="1005" name="temp_outAppID1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outAppID1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="temp_outAppID1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="22"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="22"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="4" bw="1" slack="21"/>
<pin id="349" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outAppID1/31 "/>
</bind>
</comp>

<comp id="353" class="1005" name="temp_outStateAddr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outStateAddr (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="temp_outStateAddr_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="17"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="17"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="4" bw="1" slack="21"/>
<pin id="364" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outStateAddr/31 "/>
</bind>
</comp>

<comp id="368" class="1005" name="temp_outLogAddr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outLogAddr (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="temp_outLogAddr_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="16"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="32" slack="16"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="4" bw="1" slack="21"/>
<pin id="379" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outLogAddr/31 "/>
</bind>
</comp>

<comp id="383" class="1005" name="temp_outHWSW1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outHWSW1 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="temp_outHWSW1_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="8"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="4" bw="1" slack="21"/>
<pin id="395" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outHWSW1/31 "/>
</bind>
</comp>

<comp id="401" class="1005" name="temp_outReadIndex1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outReadIndex1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="temp_outReadIndex1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="16"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="16"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="1" slack="21"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outReadIndex1/31 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="1"/>
<pin id="418" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_2_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="4" bw="3" slack="0"/>
<pin id="426" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="6" bw="3" slack="0"/>
<pin id="428" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="8" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/32 "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_addr_read read_index window_rate "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_shl_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_shl1_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_6_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="33" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="0"/>
<pin id="493" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="0" index="1" bw="33" slack="0"/>
<pin id="499" dir="0" index="2" bw="3" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_7_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="a_addr_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="exitcond2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="indvar_next_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="isIter0_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="7"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="4"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_8_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="30" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="0" index="2" bw="3" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="30" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="a_addr_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="30" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="8"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="26" slack="0"/>
<pin id="580" dir="0" index="2" bw="5" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/23 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_10_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="8"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_11_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="30" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="3" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_12_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="30" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="a_addr_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="30" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/23 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_13_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="22"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/31 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_14_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/31 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_15_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/31 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_16_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="30" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="3" slack="0"/>
<pin id="631" dir="0" index="3" bw="6" slack="0"/>
<pin id="632" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/31 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_17_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="30" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/31 "/>
</bind>
</comp>

<comp id="641" class="1004" name="a_addr_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="30" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/31 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="0" index="1" bw="3" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/32 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/32 "/>
</bind>
</comp>

<comp id="659" class="1004" name="stg_197_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="7"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_197/38 "/>
</bind>
</comp>

<comp id="664" class="1004" name="refresher_read_index_1_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="8"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refresher_read_index_1_load/39 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_18_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/39 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="26" slack="0"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/39 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_19_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="8"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/39 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_20_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="30" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="3" slack="0"/>
<pin id="689" dir="0" index="3" bw="6" slack="0"/>
<pin id="690" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/39 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_21_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="30" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/39 "/>
</bind>
</comp>

<comp id="699" class="1004" name="a_addr_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="30" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/39 "/>
</bind>
</comp>

<comp id="706" class="1005" name="inAppID_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="4"/>
<pin id="708" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="inAppID_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="buff_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="3"/>
<pin id="716" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_3_cast_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="33" slack="1"/>
<pin id="721" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="a_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2"/>
<pin id="734" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="exitcond2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="indvar_next_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="747" class="1005" name="isIter0_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="754" class="1005" name="buff_addr_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="1"/>
<pin id="756" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="hb_cache_0_state_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_0_state_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="buff_addr_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="1"/>
<pin id="769" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="buff_addr_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="1"/>
<pin id="774" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_3 "/>
</bind>
</comp>

<comp id="777" class="1005" name="hb_cache_0_log_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="8"/>
<pin id="779" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="hb_cache_0_log_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="temp_outReadIndex_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="16"/>
<pin id="787" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="temp_outReadIndex "/>
</bind>
</comp>

<comp id="794" class="1005" name="a_addr_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="2"/>
<pin id="796" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="a_addr_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="809" class="1005" name="refresher_read_index_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="7"/>
<pin id="811" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="refresher_read_index_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_13_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_14_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_15_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="827" class="1005" name="a_addr_3_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2"/>
<pin id="829" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="exitcond_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="837" class="1005" name="i_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="844" class="1005" name="a_addr_4_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="86" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="178"><net_src comp="138" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="138" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="138" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="138" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="138" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="102" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="242" pin="3"/><net_sink comp="221" pin=3"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="112" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="110" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="114" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="114" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="289" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="112" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="110" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="329"><net_src comp="114" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="352"><net_src comp="343" pin="6"/><net_sink comp="338" pin=0"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="366"><net_src comp="353" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="367"><net_src comp="358" pin="6"/><net_sink comp="353" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="382"><net_src comp="373" pin="6"/><net_sink comp="368" pin=0"/></net>

<net id="386"><net_src comp="114" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="326" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="400"><net_src comp="389" pin="6"/><net_sink comp="383" pin=0"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="414"><net_src comp="401" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="415"><net_src comp="406" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="167" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="443"><net_src comp="154" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="257" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="257" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="257" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="66" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="257" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="469" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="0" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="268" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="268" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="268" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="264" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="543"><net_src comp="221" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="30" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="106" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="108" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="561"><net_src comp="549" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="30" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="305" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="120" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="122" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="106" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="108" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="0" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="30" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="358" pin="6"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="30" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="373" pin="6"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="30" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="106" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="358" pin="6"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="72" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="108" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="0" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="420" pin="8"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="128" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="420" pin="8"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="80" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="167" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="120" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="122" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="368" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="691"><net_src comp="106" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="685" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="0" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="699" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="709"><net_src comp="148" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="717"><net_src comp="208" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="722"><net_src comp="445" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="730"><net_src comp="455" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="735"><net_src comp="510" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="741"><net_src comp="516" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="522" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="750"><net_src comp="528" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="226" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="762"><net_src comp="221" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="770"><net_src comp="234" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="775"><net_src comp="242" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="780"><net_src comp="221" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="788"><net_src comp="221" pin="5"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="797"><net_src comp="562" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="806"><net_src comp="604" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="812"><net_src comp="144" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="818"><net_src comp="610" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="615" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="621" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="641" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="836"><net_src comp="647" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="653" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="420" pin=6"/></net>

<net id="847"><net_src comp="699" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outAppID | {45 46 }
	Port: outHWSW | {45 46 }
	Port: outStateAddr | {45 46 }
	Port: outLogAddr | {45 46 }
	Port: outReadIndex | {45 46 }
  - Chain level:
	State 1
	State 2
		tmp_3_cast : 1
	State 3
		tmp_1 : 1
		i_1 : 1
		stg_80 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp1 : 3
		tmp_6 : 4
		tmp_7 : 5
		tmp_7_cast : 6
		a_addr : 7
	State 4
		exitcond2 : 1
		indvar_next : 1
		stg_95 : 2
		isIter0 : 1
		stg_97 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		buff_addr_4 : 1
		stg_110 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_9 : 1
		stg_116 : 2
		hb_cache_0_state_addr : 1
	State 14
		hb_cache_0_log_addr : 1
		temp_outReadIndex : 1
	State 15
		stg_127 : 1
		tmp_3 : 1
		a_addr_1 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		burstread_rend14 : 1
	State 23
		stg_148 : 1
		tmp_5 : 1
		tmp2 : 2
		tmp_10 : 3
		tmp_11 : 4
		tmp_12 : 5
		a_addr_2 : 6
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		burstread_rend26 : 1
	State 31
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 2
		a_addr_3 : 3
	State 32
		exitcond : 1
		i_3 : 1
		stg_186 : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		tmp_18 : 1
		tmp3 : 2
		tmp_19 : 3
		tmp_20 : 4
		tmp_21 : 5
		a_addr_4 : 6
		a_addr_4_req : 7
	State 40
	State 41
	State 42
	State 43
	State 44
		burstread_rend38 : 1
		burstread_rend50 : 1
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    tmp_1_fu_449    |    0    |    5    |
|          |  exitcond2_fu_516  |    0    |    3    |
|          |   isIter0_fu_528   |    0    |    3    |
|          |    tmp_9_fu_539    |    0    |    40   |
|   icmp   |    tmp_s_fu_544    |    0    |    40   |
|          |    tmp_4_fu_568    |    0    |    40   |
|          |    tmp_13_fu_610   |    0    |    40   |
|          |    tmp_14_fu_615   |    0    |    40   |
|          |    tmp_15_fu_621   |    0    |    40   |
|          |   exitcond_fu_647  |    0    |    3    |
|----------|--------------------|---------|---------|
|          |    tmp_2_fu_439    |    0    |    32   |
|          |     i_1_fu_455     |    0    |    5    |
|          |     tmp1_fu_485    |    0    |    32   |
|    add   |    tmp_6_fu_490    |    0    |    33   |
|          | indvar_next_fu_522 |    0    |    3    |
|          |    tmp_10_fu_585   |    0    |    32   |
|          |     i_3_fu_653     |    0    |    3    |
|          |    tmp_19_fu_679   |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_148  |    0    |    0    |
|   read   |   grp_read_fu_154  |    0    |    0    |
|          |   grp_read_fu_167  |    0    |    0    |
|----------|--------------------|---------|---------|
|  readreq | grp_readreq_fu_160 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  grp_write_fu_173  |    0    |    0    |
|          |  grp_write_fu_180  |    0    |    0    |
|   write  |  grp_write_fu_187  |    0    |    0    |
|          |  grp_write_fu_194  |    0    |    0    |
|          |  grp_write_fu_201  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  tmp_3_cast_fu_445 |    0    |    0    |
|          |  p_shl_cast_fu_469 |    0    |    0    |
|          | p_shl1_cast_fu_481 |    0    |    0    |
|          |  tmp_7_cast_fu_506 |    0    |    0    |
|   zext   |     tmp_fu_534     |    0    |    0    |
|          |    tmp_3_fu_558    |    0    |    0    |
|          |    tmp_12_fu_600   |    0    |    0    |
|          |    tmp_17_fu_637   |    0    |    0    |
|          |    tmp_21_fu_695   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    p_shl_fu_461    |    0    |    0    |
|bitconcatenate|    p_shl1_fu_473   |    0    |    0    |
|          |     tmp2_fu_577    |    0    |    0    |
|          |     tmp3_fu_671    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_7_fu_496    |    0    |    0    |
|          |    tmp_8_fu_549    |    0    |    0    |
|partselect|    tmp_11_fu_590   |    0    |    0    |
|          |    tmp_16_fu_627   |    0    |    0    |
|          |    tmp_20_fu_685   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |    tmp_5_fu_573    |    0    |    0    |
|          |    tmp_18_fu_667   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   426   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       a_addr_1_reg_794       |   32   |
|       a_addr_2_reg_803       |   32   |
|       a_addr_3_reg_827       |   32   |
|       a_addr_4_reg_844       |   32   |
|        a_addr_reg_732        |   32   |
|      buff_addr_1_reg_754     |    3   |
|      buff_addr_2_reg_767     |    3   |
|      buff_addr_3_reg_772     |    3   |
|       buff_addr_reg_714      |    3   |
|       exitcond2_reg_738      |    1   |
|       exitcond_reg_833       |    1   |
|  hb_cache_0_log_addr_reg_777 |   32   |
| hb_cache_0_state_addr_reg_759|   32   |
|          i_1_reg_727         |    5   |
|          i_2_reg_416         |    3   |
|          i_3_reg_837         |    3   |
|           i_reg_253          |    5   |
|     inAppID_read_reg_706     |   32   |
|        indvar1_reg_313       |    1   |
|        indvar9_reg_276       |    1   |
|      indvar_next_reg_742     |    3   |
|        indvar_reg_264        |    3   |
|        isIter0_reg_747       |    1   |
|   read_index_load4_reg_289   |   32   |
|    read_index_load_reg_301   |   32   |
|refresher_read_index_1_reg_809|   32   |
|            reg_432           |   32   |
|    temp_outAppID1_reg_338    |   32   |
|     temp_outHWSW1_reg_383    |   32   |
|     temp_outHWSW2_reg_326    |   32   |
|    temp_outLogAddr_reg_368   |   32   |
|  temp_outReadIndex1_reg_401  |   32   |
|   temp_outReadIndex_reg_785  |   32   |
|   temp_outStateAddr_reg_353  |   32   |
|        tmp_13_reg_815        |    1   |
|        tmp_14_reg_819        |    1   |
|        tmp_15_reg_823        |    1   |
|      tmp_3_cast_reg_719      |   33   |
+------------------------------+--------+
|             Total            |   683  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_160     |  p1  |   6  |  32  |   192  ||    32   |
|     grp_readreq_fu_160     |  p2  |   2  |   4  |    8   |
|       grp_read_fu_167      |  p1  |   5  |  32  |   160  ||    32   |
|      grp_access_fu_221     |  p0  |   6  |   3  |   18   ||    3    |
|      grp_access_fu_221     |  p3  |   2  |   3  |    6   ||    3    |
|       indvar_reg_264       |  p0  |   2  |   3  |    6   ||    3    |
|       indvar9_reg_276      |  p0  |   2  |   1  |    2   ||    1    |
|  read_index_load4_reg_289  |  p0  |   2  |  32  |   64   ||    32   |
|       indvar1_reg_313      |  p0  |   2  |   1  |    2   ||    1    |
|    temp_outHWSW2_reg_326   |  p0  |   2  |  32  |   64   ||    32   |
|   temp_outAppID1_reg_338   |  p0  |   2  |  32  |   64   ||    32   |
|  temp_outStateAddr_reg_353 |  p0  |   2  |  32  |   64   ||    32   |
|   temp_outLogAddr_reg_368  |  p0  |   2  |  32  |   64   ||    32   |
|    temp_outHWSW1_reg_383   |  p0  |   3  |  32  |   96   ||    32   |
| temp_outReadIndex1_reg_401 |  p0  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   874  || 22.7107 ||   299   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   426  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   22   |    -   |   299  |
|  Register |    -   |    -   |   683  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |   683  |   725  |
+-----------+--------+--------+--------+--------+
