//------------------------------------------------------------------------------
// File Name: design_files.f
// Description: The file listing all Verilog files.
// Author: <Student Name>
// Date: <Date>
// Version: 1.0
// Project: ChipMango Lab 07 - Digitally Representing Poker Cards
// License: ChipMango Confidential - For educational purposes only
//------------------------------------------------------------------------------
// Revision History:
//   v1.0 - 08/06/25: Initial file created with module template
//------------------------------------------------------------------------------
../../../module01/lab01/src/hand_memory.sv
../../../module02/lab02/src/hand_rank_evaluator.sv
../../../module03/lab03/src/command_generator.sv
../../../module04/lab04/src/game_fsm_controller.sv
../../../module05/lab05/src/personality_logic.sv
../../../module06/lab06/src/poker_player.sv

