--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 10 lq057q3dc02_top.ncd -o lq057q3dc02_top_map.twr lq057q3dc02_top.pcf

Design file:              lq057q3dc02_top.ncd
Physical constraint file: lq057q3dc02_top.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.94 2007-10-19)
Report level:             error report, limited to 10 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM_LCD_CLK/CLKIN_IBUFG_OUT" PERIOD = 10 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM_LCD_CLK/CLKDV_BUF" derived from 
 NET "DCM_LCD_CLK/CLKIN_IBUFG_OUT" PERIOD = 10 ns HIGH 50%;  multiplied by 
16.00 and duty cycle corrected to 160 nS  HIGH 80 nS  

 3691 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.746ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_LCD" PERIOD = 160 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100M_PAD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100M_PAD   |    5.746|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 3691 paths, 0 nets, and 1952 connections

Design statistics:
   Minimum period:   5.746ns   (Maximum frequency: 174.034MHz)


Analysis completed Sun Nov 09 22:14:09 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



