$date
	Sun Oct 23 06:05:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1018151
b1000 !
1"
#1018154
b1000 &
b1000 %
1$
#1018155
0"
#1018158
b100 &
b100 %
#1018162
b10 &
b10 %
#1018166
b1 &
1#
b1 %
#1018170
b0 &
b0 %
0#
0$
#2071451
b10 !
1"
#2071454
b10 &
b10 %
1$
#2071455
0"
#2071458
b1 &
b1 %
1#
#2071462
b0 &
0#
b0 %
0$
#3038049
b11001 !
1"
#3038050
b11001 &
b11001 %
1$
#3038051
0"
#3038054
b1001100 &
b1001100 %
#3038058
b100110 &
b100110 %
#3038062
b10011 &
b10011 %
#3038066
b111010 &
b111010 %
#3038070
b11101 &
b11101 %
#3038074
b1011000 &
b1011000 %
#3038078
b101100 &
b101100 %
#3038082
b10110 &
b10110 %
#3038086
b1011 &
b1011 %
#3038090
b100010 &
b100010 %
#3038094
b10001 &
b10001 %
#3038098
b110100 &
b110100 %
#3038102
b11010 &
b11010 %
#3038106
b1101 &
b1101 %
#3038110
b101000 &
b101000 %
#3038114
b10100 &
b10100 %
#3038118
b1010 &
b1010 %
#3038122
b101 &
b101 %
#3038126
b10000 &
b10000 %
#3038130
b1000 &
b1000 %
#3038134
b100 &
b100 %
#3038138
b10 &
b10 %
#3038142
b1 &
1#
b1 %
#3038146
b0 &
b0 %
0#
0$
#4500012
