Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 01:43:44 2021
| Host         : DESKTOP-K1L16CN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.967        0.000                      0                  351        0.105        0.000                      0                  351        4.500        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.967        0.000                      0                  351        0.105        0.000                      0                  351        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 3.136ns (51.872%)  route 2.910ns (48.128%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.217 r  door_lock_code/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.217    door_lock_code/counter_reg[28]_i_1_n_6
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[29]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    door_lock_code/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 3.115ns (51.705%)  route 2.910ns (48.295%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.196 r  door_lock_code/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.196    door_lock_code/counter_reg[28]_i_1_n_4
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[31]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    door_lock_code/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 3.041ns (51.104%)  route 2.910ns (48.896%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.122 r  door_lock_code/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.122    door_lock_code/counter_reg[28]_i_1_n_5
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[30]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    door_lock_code/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 3.025ns (50.972%)  route 2.910ns (49.028%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.106 r  door_lock_code/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.106    door_lock_code/counter_reg[28]_i_1_n_7
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  door_lock_code/counter_reg[28]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    door_lock_code/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 3.022ns (50.947%)  route 2.910ns (49.053%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.103 r  door_lock_code/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.103    door_lock_code/counter_reg[24]_i_1_n_6
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.885    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[25]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    door_lock_code/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 3.001ns (50.773%)  route 2.910ns (49.227%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.082 r  door_lock_code/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.082    door_lock_code/counter_reg[24]_i_1_n_4
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.885    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[27]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    door_lock_code/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 2.927ns (50.149%)  route 2.910ns (49.851%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.008 r  door_lock_code/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.008    door_lock_code/counter_reg[24]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.885    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[26]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    door_lock_code/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.911ns (50.012%)  route 2.910ns (49.988%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.992 r  door_lock_code/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.992    door_lock_code/counter_reg[24]_i_1_n_7
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.885    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  door_lock_code/counter_reg[24]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    door_lock_code/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.908ns (49.986%)  route 2.910ns (50.014%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 r  door_lock_code/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.989    door_lock_code/counter_reg[20]_i_1_n_6
    SLICE_X4Y32          FDRE                                         r  door_lock_code/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.512    14.884    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  door_lock_code/counter_reg[21]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.062    15.182    door_lock_code/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.887ns (49.805%)  route 2.910ns (50.195%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.172    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  door_lock_code/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  door_lock_code/counter_reg[0]/Q
                         net (fo=4, routed)           1.071     6.699    door_lock_code/counter_reg[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.823 r  door_lock_code/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.823    door_lock_code/i__carry_i_8_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.336 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.336    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.839     9.525    door_lock_code/load
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.649 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.649    door_lock_code/counter[0]_i_7_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.199    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.427    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  door_lock_code/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.968    door_lock_code/counter_reg[20]_i_1_n_4
    SLICE_X4Y32          FDRE                                         r  door_lock_code/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.512    14.884    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  door_lock_code/counter_reg[23]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.062    15.182    door_lock_code/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.592     1.505    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=3, routed)           0.078     1.725    driver_seg_4/clk_en0/s_cnt_local_reg[18]
    SLICE_X2Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.770 r  driver_seg_4/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.770    driver_seg_4/clk_en0/ce_o_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.638    driver_seg_4/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.022 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_7
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keyboard_decoder0/decoder_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.735%)  route 0.126ns (47.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.585     1.498    keyboard_decoder0/CLK
    SLICE_X3Y26          FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  keyboard_decoder0/decoder_out_reg[0]/Q
                         net (fo=10, routed)          0.126     1.766    door_lock_code/entered_password_reg[15]_0[0]
    SLICE_X5Y27          FDRE                                         r  door_lock_code/current_password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.853     2.011    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  door_lock_code/current_password_reg[0]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.070     1.602    door_lock_code/current_password_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_6
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.598     1.511    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.863     2.021    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     door_lock_code/FSM_onehot_display_pos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     door_lock_code/FSM_onehot_display_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     door_lock_code/FSM_onehot_display_pos_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     door_lock_code/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     door_lock_code/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30     door_lock_code/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30     door_lock_code/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30     door_lock_code/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30     door_lock_code/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     door_lock_code/piezzo0/clock_divider_0/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     door_lock_code/piezzo0/clock_divider_0/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27     door_lock_code/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     door_lock_code/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     door_lock_code/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27     door_lock_code/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     door_lock_code/counter_reg[30]/C



