
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
Automatically selected td_fused_top_tdf3_get_next_ijk as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_get_next_ijk

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_get_next_ijk
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:215$153 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:207$142 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:199$135 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:191$124 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:183$117 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:175$106 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:165$91 in module td_fused_top_tdf3_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:151$85 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:141$70 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:133$66 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:125$55 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:95$3 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:87$1 in module td_fused_top_tdf3_get_next_ijk.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 17 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:0$173'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \i_2 = 16'0000000000000000
  Set init value: \j_2 = 16'0000000000000000
  Set init value: \k_2 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:0$173'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:234$157'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:215$153'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:207$142'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:199$135'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:191$124'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:183$117'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:175$106'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:165$91'.
     1/2: $2\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
     2/2: $1\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:151$85'.
     1/3: $3\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     2/3: $2\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     3/3: $1\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:141$70'.
     1/2: $2\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
     2/2: $1\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:133$66'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:125$55'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:119$44'.
     1/1: $0\k_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:113$31'.
     1/1: $0\j_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:107$16'.
     1/1: $0\i_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:95$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:87$1'.
     1/1: $0\ap_CS_fsm[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:234$157'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:215$153'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:207$142'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:199$135'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:191$124'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:183$117'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_ready' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:175$106'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:165$91'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:151$85'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:141$70'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:133$66'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:125$55'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\k_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:119$44'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\j_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:113$31'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\i_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:107$16'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:95$3'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:87$1'.
  created $dff cell `$procdff$255' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:0$173'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:234$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:215$153'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:215$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:207$142'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:207$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:199$135'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:199$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:191$124'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:191$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:183$117'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:183$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:175$106'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:175$106'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:165$91'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:165$91'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:151$85'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:151$85'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:141$70'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:141$70'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:133$66'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:133$66'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:125$55'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:125$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:119$44'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:119$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:113$31'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:113$31'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:107$16'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:107$16'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:95$3'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:95$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:87$1'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:87$1'.
Cleaned up 22 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~81 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$203.
    dead port 2/2 on $mux $procmux$206.
    dead port 2/2 on $mux $procmux$208.
    dead port 1/2 on $mux $procmux$181.
    dead port 2/2 on $mux $procmux$181.
    dead port 2/2 on $mux $procmux$214.
    dead port 1/2 on $mux $procmux$196.
    dead port 1/2 on $mux $procmux$187.
    dead port 2/2 on $mux $procmux$187.
    dead port 1/2 on $mux $procmux$223.
Removed 10 multiplexer ports.
<suppressed ~14 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$255 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$254 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$240_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$253 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v:250$172_Y, Q = \i_2).
Adding SRST signal on $auto$ff.cc:262:slice$260 ($dffe) from module td_fused_top_tdf3_get_next_ijk (D = \add_ln83_fu_136_p2, Q = \i_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$252 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$217_Y, Q = \j_2).
Adding EN signal on $procdff$251 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$199_Y, Q = \k_2).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Removed 10 unused cells and 222 unused wires.
<suppressed ~15 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$256 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$264 ($sdff) from module td_fused_top_tdf3_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Removed 2 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~14 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_get_next_ijk.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 50
   Number of wire bits:            233
   Number of public wires:          30
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                           48
     $and                            5
     $dffe                          32
     $eq                            48
     $mux                           72
     $not                            5
     $or                             4
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16

End of script. Logfile hash: c65f2122c4, CPU: user 0.12s system 0.00s, MEM: 12.37 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 32% 6x opt_expr (0 sec), 24% 2x read_verilog (0 sec), ...
