Analysis & Synthesis report for EDL_merged_code
Wed Apr 10 12:22:01 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |EDL_merged_code|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 18. Source assignments for uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Parameter Settings for User Entity Instance: Top-level Entity: |EDL_merged_code
 20. Parameter Settings for User Entity Instance: uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo
 21. Parameter Settings for User Entity Instance: uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo
 22. Parameter Settings for Inferred Entity Instance: adc_dac_control:adc_dac_control0|lpm_divide:Mod0
 23. scfifo Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "adc_dac_control:adc_dac_control0"
 25. Port Connectivity Checks: "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic"
 26. Port Connectivity Checks: "uart_jtag:uart_jtag1|uart_jtag_ju:ju"
 27. Port Connectivity Checks: "uart_jtag:uart_jtag1"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 10 12:22:01 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; EDL_merged_code                             ;
; Top-level Entity Name              ; EDL_merged_code                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,330                                       ;
;     Total combinational functions  ; 2,254                                       ;
;     Dedicated logic registers      ; 512                                         ;
; Total registers                    ; 512                                         ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 960                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                            ; EDL_merged_code    ; EDL_merged_code    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; uart_jtag/synthesis/uart_jtag.v                                    ; yes             ; User Verilog HDL File                        ; D:/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v                                       ; uart_jtag   ;
; uart_jtag/synthesis/submodules/uart_jtag_ju.v                      ; yes             ; User Verilog HDL File                        ; D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v                         ; uart_jtag   ;
; EDL_merged_code.v                                                  ; yes             ; User Verilog HDL File                        ; D:/EDL_merged_code/EDL_merged_code.v                                                     ;             ;
; ADC_DAC_control.vhd                                                ; yes             ; User VHDL File                               ; D:/EDL_merged_code/ADC_DAC_control.vhd                                                   ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                        ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                     ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                      ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                      ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                      ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                      ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/scfifo_jr21.tdf                                                    ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/a_dpfifo_l011.tdf                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/a_fefifo_7cf.tdf                                                   ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/cntr_do7.tdf                                                       ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/altsyncram_nio1.tdf                                                ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/cntr_1ob.tdf                                                       ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldd79991ad/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/EDL_merged_code/db/ip/sldd79991ad/alt_sld_fab.v                                       ; alt_sld_fab ;
; db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v                ; alt_sld_fab ;
; db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv         ; alt_sld_fab ;
; db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv      ; alt_sld_fab ;
; db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd    ; alt_sld_fab ;
; db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;             ;
; db/lpm_divide_cqo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/lpm_divide_cqo.tdf                                                 ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/abs_divider_4dg.tdf                                                ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/alt_u_div_6af.tdf                                                  ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/add_sub_7pc.tdf                                                    ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/add_sub_8pc.tdf                                                    ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/EDL_merged_code/db/lpm_abs_i0a.tdf                                                    ;             ;
; dac.vhd                                                            ; yes             ; User VHDL File                               ; D:/EDL_merged_code/dac.vhd                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,330     ;
;                                             ;           ;
; Total combinational functions               ; 2254      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 743       ;
;     -- 3 input functions                    ; 604       ;
;     -- <=2 input functions                  ; 907       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1475      ;
;     -- arithmetic mode                      ; 779       ;
;                                             ;           ;
; Total registers                             ; 512       ;
;     -- Dedicated logic registers            ; 512       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 23        ;
; Total memory bits                           ; 960       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 248       ;
; Total fan-out                               ; 8275      ;
; Average fan-out                             ; 2.92      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |EDL_merged_code                                                                                                                        ; 2254 (73)           ; 512 (69)                  ; 960         ; 0            ; 0       ; 0         ; 23   ; 0            ; |EDL_merged_code                                                                                                                                                                                                                                                                                                                                            ; EDL_merged_code                   ; work         ;
;    |adc_dac_control:adc_dac_control0|                                                                                                   ; 1952 (488)          ; 270 (270)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0                                                                                                                                                                                                                                                                                                           ; adc_dac_control                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1464 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_cqo:auto_generated|                                                                                                ; 1464 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_cqo                    ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1464 (63)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                     ; abs_divider_4dg                   ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 1350 (1350)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                                                                                               ; alt_u_div_6af                     ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|adc_dac_control:adc_dac_control0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                              ; lpm_abs_i0a                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 75 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (79)            ; 70 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uart_jtag:uart_jtag1|                                                                                                               ; 110 (0)             ; 98 (0)                    ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1                                                                                                                                                                                                                                                                                                                       ; uart_jtag                         ; uart_jtag    ;
;       |uart_jtag_ju:ju|                                                                                                                 ; 110 (13)            ; 98 (5)                    ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju                                                                                                                                                                                                                                                                                                       ; uart_jtag_ju                      ; uart_jtag    ;
;          |alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|                                                                             ; 47 (47)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                 ; work         ;
;          |uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|                                                                              ; 25 (0)              ; 20 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r                                                                                                                                                                                                                                                       ; uart_jtag_ju_scfifo_r             ; uart_jtag    ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                          ; work         ;
;          |uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w                                                                                                                                                                                                                                                       ; uart_jtag_ju_scfifo_w             ; uart_jtag    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |EDL_merged_code|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                    ; 20.1    ; N/A          ; N/A          ; |EDL_merged_code|uart_jtag:uart_jtag1                                                                                                                                                                                                                                                ; uart_jtag.qsys  ;
; Altera ; altera_avalon_jtag_uart ; 20.1    ; N/A          ; N/A          ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju                                                                                                                                                                                                                                ; uart_jtag.qsys  ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |EDL_merged_code|state                                            ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; state.000000000000 ; state.000000000010 ; state.000000000001 ;
+--------------------+--------------------+--------------------+--------------------+
; state.000000000000 ; 0                  ; 0                  ; 0                  ;
; state.000000000001 ; 1                  ; 0                  ; 1                  ;
; state.000000000010 ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rvalid          ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|tck_t_dav       ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|user_saw_rvalid ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|write_stalled   ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[7]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[0]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|read_req        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[3]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[7]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[2]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[1]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[0]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[5]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[4]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[1]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|read            ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|write_valid     ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[2]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|write           ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[5]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[4]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[3]        ; yes                                                              ; yes                                        ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rdata[6]        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 23                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                      ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rst1     ; Stuck at GND due to stuck port data_in                  ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rst2     ; Stuck at GND due to stuck port data_in                  ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|wdata[6] ; Lost fanout                                             ;
; jtag_uart_wdata[5..7]                                                                          ; Merged with MSB_ADC                                     ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|ien_AF                                                    ; Merged with uart_jtag:uart_jtag1|uart_jtag_ju:ju|ien_AE ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|ien_AE                                                    ; Stuck at GND due to stuck port data_in                  ;
; both_transferred[2]                                                                            ; Stuck at VCC due to stuck port data_in                  ;
; state~7                                                                                        ; Lost fanout                                             ;
; state~8                                                                                        ; Lost fanout                                             ;
; state~9                                                                                        ; Lost fanout                                             ;
; state~10                                                                                       ; Lost fanout                                             ;
; state~11                                                                                       ; Lost fanout                                             ;
; state~12                                                                                       ; Lost fanout                                             ;
; state~13                                                                                       ; Lost fanout                                             ;
; state~14                                                                                       ; Lost fanout                                             ;
; state~15                                                                                       ; Lost fanout                                             ;
; state~16                                                                                       ; Lost fanout                                             ;
; adc_dac_control:adc_dac_control0|op_bit_ADC[4..31]                                             ; Lost fanout                                             ;
; adc_dac_control:adc_dac_control0|opbit_DAC[4..31]                                              ; Lost fanout                                             ;
; adc_dac_control:adc_dac_control0|values_counter[5..31]                                         ; Lost fanout                                             ;
; Total Number of Removed Registers = 102                                                        ;                                                         ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+--------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rst1 ; Stuck at GND              ; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|rst2 ;
;                                                                                            ; due to stuck port data_in ;                                                                                            ;
+--------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 512   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 325   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_dac_control:adc_dac_control0|clk_int_DAC                                                                                                                                                                                                                                                                                    ; 73      ;
; adc_dac_control:adc_dac_control0|clk_int_ADC                                                                                                                                                                                                                                                                                    ; 86      ;
; adc_dac_control:adc_dac_control0|sample_now[0]                                                                                                                                                                                                                                                                                  ; 5       ;
; adc_dac_control:adc_dac_control0|sample_now[1]                                                                                                                                                                                                                                                                                  ; 5       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[2]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[1]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[0]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[3]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[9]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[8]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[7]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[6]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[5]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[4]                                                                                                                                                                                                                                                                             ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[10]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|sq_wave_amp_DAC[11]                                                                                                                                                                                                                                                                            ; 1       ;
; uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                  ; 11      ;
; adc_dac_control:adc_dac_control0|op_bit_ADC[0]                                                                                                                                                                                                                                                                                  ; 7       ;
; adc_dac_control:adc_dac_control0|op_bit_ADC[3]                                                                                                                                                                                                                                                                                  ; 6       ;
; jtag_uart_read                                                                                                                                                                                                                                                                                                                  ; 6       ;
; jtag_uart_wdata[0]                                                                                                                                                                                                                                                                                                              ; 1       ;
; both_transferred[0]                                                                                                                                                                                                                                                                                                             ; 2       ;
; jtag_uart_wdata[1]                                                                                                                                                                                                                                                                                                              ; 1       ;
; jtag_uart_wdata[2]                                                                                                                                                                                                                                                                                                              ; 1       ;
; adc_dac_control:adc_dac_control0|CH1_measured_ADC[0]                                                                                                                                                                                                                                                                            ; 1       ;
; jtag_uart_wdata[4]                                                                                                                                                                                                                                                                                                              ; 1       ;
; jtag_uart_wdata[3]                                                                                                                                                                                                                                                                                                              ; 1       ;
; adc_dac_control:adc_dac_control0|CH0_measured_ADC[6]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|CH0_measured_ADC[1]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|CH1_measured_ADC[1]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|CH1_measured_ADC[7]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|CH1_measured_ADC[9]                                                                                                                                                                                                                                                                            ; 1       ;
; adc_dac_control:adc_dac_control0|CH0_measured_ADC[8]                                                                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EDL_merged_code|writing                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|opbit_DAC[18]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|counter_sec_ADC[14]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|values[19][1]                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|count[1]    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|op_bit_ADC[20]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|counter_DAC[15]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|td_shift[9] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|counter_ADC[5]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|td_shift[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |EDL_merged_code|uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|td_shift[5] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|LDAC_DAC                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EDL_merged_code|adc_dac_control:adc_dac_control0|op_bit_ADC[0]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EDL_merged_code|state                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |EDL_merged_code ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; t1             ; 00000000000000000000000000110010 ; Unsigned Binary             ;
; t2             ; 00010111110101111000010000000000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_control:adc_dac_control0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_control:adc_dac_control0"                                                                             ;
+------------------------+--------+------------------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity         ; Details                                                                             ;
+------------------------+--------+------------------+-------------------------------------------------------------------------------------+
; pulse_out              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; measured_values        ; Output ; Critical Warning ; Can't connect expression with 1 array dimensions to port with 2 array dimensions    ;
; measured_values[23..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic"                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_jtag:uart_jtag1|uart_jtag_ju:ju"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_jtag:uart_jtag1"                                                                                            ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_jtag_slave_chipselect      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_jtag_slave_address         ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_jtag_slave_readdata[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; avalon_jtag_slave_readdata[6]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_irq                           ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 437                         ;
;     CLR               ; 4                           ;
;     ENA               ; 179                         ;
;     ENA CLR           ; 30                          ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA SCLR          ; 68                          ;
;     plain             ; 153                         ;
; cycloneiii_lcell_comb ; 2137                        ;
;     arith             ; 771                         ;
;         2 data inputs ; 262                         ;
;         3 data inputs ; 509                         ;
;     normal            ; 1366                        ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 538                         ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 687                         ;
; cycloneiii_ram_block  ; 15                          ;
;                       ;                             ;
; Max LUT depth         ; 104.30                      ;
; Average LUT depth     ; 63.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 10 12:21:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_jtag/synthesis/uart_jtag.v
    Info (12023): Found entity 1: uart_jtag File: D:/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v Line: 6
Info (12021): Found 5 design units, including 5 entities, in source file uart_jtag/synthesis/submodules/uart_jtag_ju.v
    Info (12023): Found entity 1: uart_jtag_ju_sim_scfifo_w File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 21
    Info (12023): Found entity 2: uart_jtag_ju_scfifo_w File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 78
    Info (12023): Found entity 3: uart_jtag_ju_sim_scfifo_r File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 164
    Info (12023): Found entity 4: uart_jtag_ju_scfifo_r File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 243
    Info (12023): Found entity 5: uart_jtag_ju File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file edl_merged_code.v
    Info (12023): Found entity 1: EDL_merged_code File: D:/EDL_merged_code/EDL_merged_code.v Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file adc_dac_control.vhd
    Info (12022): Found design unit 1: array_definer File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 6
    Info (12022): Found design unit 2: adc_dac_control-behavioral File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 38
    Info (12023): Found entity 1: adc_dac_control File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 16
Warning (10236): Verilog HDL Implicit Net warning at EDL_merged_code.v(252): created implicit net for "jtag_uart_waitrequest" File: D:/EDL_merged_code/EDL_merged_code.v Line: 252
Info (12127): Elaborating entity "EDL_merged_code" for the top level hierarchy
Warning (10034): Output port "HIGH" at EDL_merged_code.v(7) has no driver File: D:/EDL_merged_code/EDL_merged_code.v Line: 7
Warning (10034): Output port "LOW" at EDL_merged_code.v(8) has no driver File: D:/EDL_merged_code/EDL_merged_code.v Line: 8
Info (12128): Elaborating entity "uart_jtag" for hierarchy "uart_jtag:uart_jtag1" File: D:/EDL_merged_code/EDL_merged_code.v Line: 259
Info (12128): Elaborating entity "uart_jtag_ju" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju" File: D:/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v Line: 30
Info (12128): Elaborating entity "uart_jtag_ju_scfifo_w" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 139
Info (12130): Elaborated megafunction instantiation "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 139
Info (12133): Instantiated megafunction "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/EDL_merged_code/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/EDL_merged_code/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/EDL_merged_code/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/EDL_merged_code/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/EDL_merged_code/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/EDL_merged_code/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/EDL_merged_code/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/EDL_merged_code/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/EDL_merged_code/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/EDL_merged_code/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/EDL_merged_code/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "uart_jtag_ju_scfifo_r" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 569
Info (12130): Elaborated megafunction instantiation "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic" File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 569
Info (12133): Instantiated megafunction "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic" with the following parameter: File: D:/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "uart_jtag:uart_jtag1|uart_jtag_ju:ju|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "adc_dac_control" for hierarchy "adc_dac_control:adc_dac_control0" File: D:/EDL_merged_code/EDL_merged_code.v Line: 281
Warning (10540): VHDL Signal Declaration warning at ADC_DAC_control.vhd(60): used explicit default value for signal "sampling_ADC_value" because signal was never assigned a value File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at ADC_DAC_control.vhd(66): object "CTRL_ADC" assigned a value but never read File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at ADC_DAC_control.vhd(70): used explicit default value for signal "sq_wave_time_count_DAC" because signal was never assigned a value File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at ADC_DAC_control.vhd(78): used explicit default value for signal "CH0_completed" because signal was never assigned a value File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 78
Warning (10540): VHDL Signal Declaration warning at ADC_DAC_control.vhd(79): used explicit default value for signal "CH1_completed" because signal was never assigned a value File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 79
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.10.12:21:47 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/EDL_merged_code/db/ip/sldd79991ad/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uart_jtag:uart_jtag1|uart_jtag_ju:ju|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]" File: D:/EDL_merged_code/db/altsyncram_nio1.tdf Line: 220
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_dac_control:adc_dac_control0|Mod0" File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 125
Info (12130): Elaborated megafunction instantiation "adc_dac_control:adc_dac_control0|lpm_divide:Mod0" File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 125
Info (12133): Instantiated megafunction "adc_dac_control:adc_dac_control0|lpm_divide:Mod0" with the following parameter: File: D:/EDL_merged_code/ADC_DAC_control.vhd Line: 125
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: D:/EDL_merged_code/db/lpm_divide_cqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/EDL_merged_code/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/EDL_merged_code/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/EDL_merged_code/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/EDL_merged_code/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: D:/EDL_merged_code/db/lpm_abs_i0a.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HIGH" is stuck at GND File: D:/EDL_merged_code/EDL_merged_code.v Line: 7
    Warning (13410): Pin "LOW" is stuck at GND File: D:/EDL_merged_code/EDL_merged_code.v Line: 8
    Warning (13410): Pin "reset_DAC" is stuck at GND File: D:/EDL_merged_code/EDL_merged_code.v Line: 14
    Warning (13410): Pin "reset_ADC" is stuck at GND File: D:/EDL_merged_code/EDL_merged_code.v Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 94 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in_read" File: D:/EDL_merged_code/EDL_merged_code.v Line: 6
Info (21057): Implemented 2387 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 2344 logic cells
    Info (21064): Implemented 15 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Wed Apr 10 12:22:01 2024
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:38


