$version Generated by VerilatedVcd $end
$date Thu Nov 24 15:49:21 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  2 # x [1:0] $end
  $var wire  4 % y [3:0] $end
  $scope module top $end
   $var wire  1 $ en $end
   $var wire  2 # x [1:0] $end
   $var wire  4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
0$
b0000 %
#1
b01 #
#2
b10 #
#3
b11 #
#4
b00 #
1$
b0001 %
#5
b01 #
b0010 %
#6
b10 #
b0100 %
#7
b11 #
b1000 %
#8
