# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 16:52:06 on Feb 03,2026
# vlog -reportprogress 300 solve_before.sv "+acc" 
# -- Compiling package solve_before_sv_unit
# -- Compiling module tb
# ** Warning: solve_before.sv(24): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	tb
# End time: 16:52:06 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim tb 
# Start time: 16:52:06 on Feb 03,2026
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: solve_before.sv(24): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.solve_before_sv_unit(fast)
# Loading work.tb(fast)
# enable=1, data=          2
# enable=0, data= -785558212
# enable=1, data=         49
# enable=1, data=         87
# enable=1, data=         42
# enable=0, data=-1073608722
# enable=1, data=         89
# enable=1, data=          6
# enable=0, data= -842813239
# enable=1, data=          7
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 16:53:04 on Feb 03,2026
# vlog -reportprogress 300 solve_before.sv "+acc" 
# -- Compiling package solve_before_sv_unit
# -- Compiling module tb
# ** Warning: solve_before.sv(24): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	tb
# End time: 16:53:04 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:53:05 on Feb 03,2026, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim tb 
# Start time: 16:53:05 on Feb 03,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: solve_before.sv(24): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.solve_before_sv_unit(fast)
# Loading work.tb(fast)
# enable=1, data=          2
# enable=0, data= -785558212
# enable=0, data=  209767915
# enable=0, data=   30061657
# enable=0, data= -151156035
# enable=0, data=-1565313664
# enable=1, data=         89
# enable=1, data=          6
# enable=0, data= -842813239
# enable=0, data= -328873579
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:02:25 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# -- Compiling package array_sv_unit
# -- Compiling module tb
# ** Warning: array.sv(35): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	tb
# End time: 18:02:25 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:02:26 on Feb 03,2026, Elapsed time: 1:09:21
# Errors: 0, Warnings: 2
# vsim tb 
# Start time: 18:02:26 on Feb 03,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: array.sv(35): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.array_sv_unit(fast)
# Loading work.tb(fast)
# value of arry=486111775 -363927902 969567355 438002276 1427924159 -123183224 60836745 -1786752076
# value of arry=887777149 -1419926836 863287449 329917510 763092985 889200050 82807777 1251271002 5183825
# value of arry=705554671 -839954744 429842505 977803350 1455722771 1114404000 1805276861 1865306412 2064194015
# value of arry=189645107 966348202 1011710831 759678060 1360148717 205323640
# value of arry=1519659355 1980525064 1056440965 792962366 1648485045 2115950416 58034899 793553076
# value of arry=1605786041 149420358 295636843 549627276 2013471141 1037218518 1377483037 -1090868114
# value of arry=862015959 -1354642060 659325309 -1419238110 1786702235 -574630894 881900671
# value of arry=499043477 -1148779332 263946701 1529451588 1209245549 -1144328330 1860395725 -931699972 397167365
# value of arry=1759141159 1941245152 1916181023 -564294592 609641555 -726054064 2133384053
# value of arry=1522594377 -220317850 577959289 375528120 1456139599 194746212
# value of arry=1858785883 1655339678 1151032969 -987991112 1159476855 463915458
# value of arry=44315173 1364779062 1040935591 -1173682320 661974931 512019320 691565985 -2042919014 1890040713 160261178
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:03:55 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# ** Error: (vlog-13069) array.sv(20): near "inside": syntax error, unexpected "SystemVerilog keyword 'inside'".
# array.sv(20): Verilog Compiler exiting
# End time: 18:03:55 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog array.sv +acc"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:04:09 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# -- Compiling package array_sv_unit
# ** Error: array.sv(21): (vlog-2728) Inside operator requires a singular type.
# -- Compiling module tb
# ** Error: array.sv(34): 'A' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error: array.sv(37): 'a' is not a variable
# ** Error: array.sv(37): Illegal LHS of assignment.
# ** Error: array.sv(37): 'new' must be used to assign to a class or covergroup handle.
# End time: 18:04:09 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog array.sv +acc"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:04:32 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# -- Compiling package array_sv_unit
# ** Error: array.sv(20): (vlog-2728) Inside operator requires a singular type.
# -- Compiling module tb
# ** Error: array.sv(33): 'A' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error: array.sv(36): 'a' is not a variable
# ** Error: array.sv(36): Illegal LHS of assignment.
# ** Error: array.sv(36): 'new' must be used to assign to a class or covergroup handle.
# End time: 18:04:32 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog array.sv +acc"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:05:31 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# ** Error: (vlog-13069) array.sv(20): near "inside": syntax error, unexpected "SystemVerilog keyword 'inside'".
# array.sv(20): Verilog Compiler exiting
# End time: 18:05:31 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog array.sv +acc"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 18:07:25 on Feb 03,2026
# vlog -reportprogress 300 array.sv "+acc" 
# -- Compiling package array_sv_unit
# -- Compiling module tb
# ** Warning: array.sv(38): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	tb
# End time: 18:07:25 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:07:26 on Feb 03,2026, Elapsed time: 0:05:00
# Errors: 4, Warnings: 2
# vsim tb 
# Start time: 18:07:26 on Feb 03,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: array.sv(38): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.array_sv_unit(fast)
# Loading work.tb(fast)
# value of arry=11 8 19 30 13 30 23 28
# value of arry=17 4 11 6 17 12 15 16 9
# value of arry=15 0 17 18 17 26 17 14 29
# value of arry=5 24 23 8 15 30
# value of arry=23 10 13 10 25 6 1 14
# value of arry=7 26 15 24 17 20 29 30
# value of arry=11 10 9 18 29 20 9
# value of arry=27 26 25 2 19 22 7 18 29
# value of arry=5 8 29 14 17 0 1
# value of arry=27 6 25 6 29 4
# value of arry=9 6 5 18 3 14
# value of arry=17 28 7 6 1 28 29 2 7 6
