$date
	Fri Apr 28 09:21:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ME_tb $end
$var wire 6 ! estado_salida [5:0] $end
$var reg 1 " clk $end
$var reg 2 # direction [1:0] $end
$var reg 1 $ reset $end
$scope module test1 $end
$var wire 1 " clk $end
$var wire 2 % direction [1:0] $end
$var wire 1 $ reset $end
$var reg 6 & estado_salida [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b1 %
x$
b1 #
0"
bx !
$end
#1
b0 !
b0 &
1"
#2
0"
#3
b100 !
b100 &
1"
#4
b0 #
b0 %
0"
#5
b110 !
b110 &
1"
#6
1$
0"
#7
b111 !
b111 &
1"
#8
b0 !
b0 &
0$
0"
#9
1"
#10
b1 #
b1 %
0"
#11
b100 !
b100 &
1"
#12
0"
#13
b110 !
b110 &
1"
#14
0"
#15
b111 !
b111 &
1"
#16
0"
#17
b0 !
b0 &
1"
#18
b10 #
b10 %
0"
#19
b1000 !
b1000 &
1"
#20
0"
#21
b11000 !
b11000 &
1"
#22
0"
#23
b111000 !
b111000 &
1"
#24
0"
#25
b0 !
b0 &
1"
#26
0"
#27
b1000 !
b1000 &
1"
#28
0"
#29
b11000 !
b11000 &
1"
#30
0"
#31
b111000 !
b111000 &
1"
#32
0"
