<h2 id="CCPTestplanforNcore4.0-TableofContents">Table of Contents</h2><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723467279 {padding: 0px;}
div.rbtoc1759723467279 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759723467279 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723467279'>
<ul class='toc-indentation'>
<li><a href='#CCPTestplanforNcore4.0-TableofContents'>Table of Contents</a></li>
<li><a href='#CCPTestplanforNcore4.0-1Introduction'>1 Introduction</a></li>
<li><a href='#CCPTestplanforNcore4.0-2Testbenchdescription'>2 Testbench description</a>
<ul class='toc-indentation'>
<li><a href='#CCPTestplanforNcore4.0-2.1TBdiagram'>2.1 TB diagram</a></li>
<li><a href='#CCPTestplanforNcore4.0-'></a></li>
<li><a href='#CCPTestplanforNcore4.0-2.2ListanddescriptionofTBcomponents'>2.2 List and description of TB components</a>
<ul class='toc-indentation'>
<li><a href='#CCPTestplanforNcore4.0-2.2.1Monitors'>2.2.1 Monitors</a></li>
<li><a href='#CCPTestplanforNcore4.0-2.2.2BFMs'>2.2.2 BFMs</a></li>
</ul>
</li>
<li><a href='#CCPTestplanforNcore4.0-2.3Checkers'>2.3 Checkers</a></li>
<li><a href='#CCPTestplanforNcore4.0-2.4Injectors'>2.4 Injectors</a></li>
</ul>
</li>
<li><a href='#CCPTestplanforNcore4.0-3ConfigurationSpace'>3 Configuration Space</a></li>
<li><a href='#CCPTestplanforNcore4.0-4Features'>4 Features</a></li>
<li><a href='#CCPTestplanforNcore4.0-6Clock/Reset'>6 Clock/Reset</a></li>
<li><a href='#CCPTestplanforNcore4.0-7Performance(LatencyandBandwidth)'>7 Performance (Latency and Bandwidth)</a></li>
<li><a href='#CCPTestplanforNcore4.0-8Errors'>8 Errors</a></li>
<li><a href='#CCPTestplanforNcore4.0-9PowerManagement'>9 Power Management</a></li>
</ul>
</div></p><h2 id="CCPTestplanforNcore4.0-1Introduction">1 Introduction</h2><p>This document captures all the details needed for verifying CCP (Common Cache Pipe). CCP consists of two independent decoupled tag and data pipelines. External logic is responsible for request ordering between these two pipelines. CCP has a banking mechanism to support parallelism provided there is no resource conflict to achieve higher throughput.  CCP supports two replacement policies: NRU and Random. CCP can be configured to have different cache states models.  CCP can be build time configured to be Cache only, Scratchpad only or Cache plus Scratchpad. CCP supports partial writes and full line writes. </p><h2 id="CCPTestplanforNcore4.0-2Testbenchdescription">2 Testbench description</h2><h3 id="CCPTestplanforNcore4.0-2.1TBdiagram">2.1 TB diagram</h3><h3 id="CCPTestplanforNcore4.0-"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="1200" src="https://arterisip.atlassian.net/wiki/download/attachments/16157357/CCP%20block%20diagram.png?api=v2"></span></h3><h3 id="CCPTestplanforNcore4.0-2.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</h3><p>The CCP testbench consists of </p><ul><li>External logic BFM that generates request and data transactions</li><li>CCP monitor that looks at the request and the data interfaces</li><li>CCP scoreboard/Checker that checks all the transactions going in and out of the CCP.</li></ul><h4 id="CCPTestplanforNcore4.0-2.2.1Monitors">2.2.1 Monitors</h4><p>CCP monitor looks at the interface between external logic and CCP.</p><ul><li>Request Interface (Writes and read)</li><li>Ctrl Data Interface </li><li>Fill Data Interface (Writes only)</li><li>Data Out Interface (Evict and Read rsp interface)</li><li>Scratchpad Interface</li></ul><h4 id="CCPTestplanforNcore4.0-2.2.2BFMs">2.2.2 BFMs</h4><p>CCP does only a limited set of autonomous tag operations like way replacement and NRU updates. External logic is responsible for ordering the requests. External logic BFM mimics the behavior of the external logic to which the CCP is connected to.   </p><h3 id="CCPTestplanforNcore4.0-2.3Checkers">2.3 Checkers</h3><p>CCP checker internally has a cache model which mimics the tag memory and the data memory. CCP checker watches the transactions going in and out of the CCP and verifies the data integrity. </p><h3 id="CCPTestplanforNcore4.0-2.4Injectors">2.4 Injectors</h3><h2 id="CCPTestplanforNcore4.0-3ConfigurationSpace">3 Configuration Space</h2><p><strong>3.1 Parameters</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 12.9457%;"><colgroup><col style="width: 37.8723%;"/><col style="width: 62.1277%;"/></colgroup><tbody><tr><th class="confluenceTh">Parameter</th><th class="confluenceTh">Legal Values</th></tr><tr><td class="confluenceTd">useCache</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">useScratchpad</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">nSets</td><td class="confluenceTd">2^[0..20]</td></tr><tr><td class="confluenceTd">wCacheLineOffset</td><td class="confluenceTd">6</td></tr><tr><td class="confluenceTd">wStateBits</td><td class="confluenceTd">configurable</td></tr><tr><td class="confluenceTd">nWays</td><td class="confluenceTd">1..16</td></tr><tr><td class="confluenceTd">wData</td><td class="confluenceTd">64,128,256,512</td></tr><tr><td class="confluenceTd">nBanks</td><td class="confluenceTd">1,2,4,8,16</td></tr><tr><td class="confluenceTd">TagErrInfo</td><td class="confluenceTd">None, ECC</td></tr><tr><td class="confluenceTd">DataErrInfo</td><td class="confluenceTd">None, ECC</td></tr><tr><td class="confluenceTd">nDataClkDiv</td><td class="confluenceTd">1,2,3</td></tr><tr><td class="confluenceTd">nTagClkDiv</td><td class="confluenceTd">1,2,3</td></tr><tr><td class="confluenceTd">wAddr</td><td class="confluenceTd">32-54</td></tr><tr><td class="confluenceTd">nReadPorts</td><td class="confluenceTd">1,2</td></tr><tr><td class="confluenceTd">useDinBuffer</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">useDoutBuffer</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">useDataRAMOutputReg</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">useTagRAMOutputReg</td><td class="confluenceTd">0,1</td></tr><tr><td class="confluenceTd">useDataBankInputReg</td><td class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useDataBankOutputReg</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useTagBankInputReg</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useTagBankOutputReg</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useTagOutputReg</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">usePipelinedDataRAM</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useReadyValidRAM</td><td colspan="1" class="confluenceTd">0,1</td></tr><tr><td colspan="1" class="confluenceTd">useMTE</td><td colspan="1" class="confluenceTd">0,1</td></tr></tbody></table></div><h2 id="CCPTestplanforNcore4.0-4Features">4 Features</h2><p><strong>4.1 Tag pipe</strong></p><p><strong>4.1.1 Functional checks</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 41.0px;"/><col style="width: 332.0px;"/><col style="width: 97.0px;"/><col style="width: 200.0px;"/><col style="width: 118.0px;"/><col style="width: 55.0px;"/><col style="width: 61.0px;"/><col style="width: 71.0px;"/><col style="width: 146.0px;"/><col style="width: 68.0px;"/><col style="width: 60.0px;"/></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Description</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th class="confluenceTh">run cmd</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">Eviction should be as per NRU or random algorithm indicated by Replacement algorithm signal in the Debug CSR interface</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.eviction</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.4) </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">Busy ways should not be replaced</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.busyways</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture (section 5.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">Stale ways should not be hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.staleways</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture (section 5.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">ctrl_op_tag_no_nru_update when asserted should not update NRU bits</td><td colspan="1" class="confluenceTd">This will be verified by scenario 1</td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.nonruupdate</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">on a miss with allocation, cache_nack_no_allocate signal should be asserted when all the ways are busy in that particular set </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.nacknoalloc</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">on a hit, cache_hit, cache_hit_index, cache_hit_bank, cache_hit_state should be as expected</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.cachehit</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7 </td><td colspan="1" class="confluenceTd">on init, all tags and data should be set to zero</td><td colspan="1" class="confluenceTd">This will be verified by scenario 6</td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.cachehit</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.4)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><strong>4.1.2 Functional Coverage</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;"/><col style="width: 655.0px;"/><col style="width: 97.0px;"/><col style="width: 294.0px;"/><col style="width: 128.0px;"/><col style="width: 55.0px;"/><col style="width: 61.0px;"/><col style="width: 71.0px;"/><col style="width: 129.0px;"/><col style="width: 68.0px;"/><col style="width: 50.0px;"/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th class="confluenceTh">HashTag</th><th class="confluenceTh">Where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th class="confluenceTh">run cmd</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">use bit select and hash method for selecting index and bank</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.indexbankselection</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 6.10)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">cover all of ccp parameters combinations (all possible ram cycles, registers, ways, sets etc.) </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.parametercombinations</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">back to back requests to the same bank when ram access cycles is &gt;1</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.ramaccessconflict</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 3.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">fill_request and ctrl_op_request in the same cycle to the same bank</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.tagrequestconflict</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 3.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">back to back fill_request and ctrl_op_request in the same cycle to same bank to enforce priority arbitration</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.tagenforcepriorityarbitration</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 3.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd">generate evictions with nru replacement policy</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.nrureplacementpolicy</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 6.13)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">cover cache hit X no_nru update</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.nonruupdate</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">8</td><td class="confluenceTd">cover all stale_ways bits</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.staleways</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">cover all busy_ways bits</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.busyways</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">random replacement X all_ways</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.randomreplacement</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 6.13)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">inject single bit error. cover all the bits</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.singlebiterrorinjection</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 4.2)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">cover the senario of back to back correctable error. Second correctable error should be treated as uncorrectable</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.2ndcorr_error_uncorr</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 6.12.3)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">all busy ways asserted X <span class="legacy-color-text-blue3">ctrl_op_allocate_tr</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.allbusyways_plus_alloc</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">front door write and back door read of memory array to detect if there is any address aliasing</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.address_aliasing</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><strong>4.2 Data pipe</strong></p><p><strong>4.2.1 Functional checks</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th colspan="1" class="confluenceTh">run cmd</th></tr><tr><td colspan="1" class="confluenceTd">8</td><td class="confluenceTd">scratch_op_way should not be other than scratchpadways (ways allocated for scratchpad)</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.scratchopway</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.4 &amp; section 5.5.1)</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td class="confluenceTd">scratch_rdrsp_data should be as expected</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.scratchrdrspdata</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.5.3)</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td class="confluenceTd">cache_evict_data and cache_rdrsp_data should be as expected</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.evictrdrspdata</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.3)</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">atag and atag_state on the data out interface should be as expected</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.atag</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.3)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">Data combined if input data width is less than the line width and data is decombined when output data width is less than the line width</td><td colspan="1" class="confluenceTd">this will be verified by scenario 10</td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.datacomb</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 4.2)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">Partial writes first read the RAM and then combines read data and write data and writes to the RAM</td><td colspan="1" class="confluenceTd">this will be verified by scenario 10</td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.partialwrites</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 4.2)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">ROB has to maintain the order </td><td colspan="1" class="confluenceTd">This will be verified by scenario 9, 10 &amp; 11</td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.roborder</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 4.2)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><strong>4.2.2 Functional Coverage</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 88.5455%;"><colgroup><col style="width: 2.80199%;"/><col style="width: 41.4695%;"/><col style="width: 6.66252%;"/><col style="width: 20.797%;"/><col style="width: 4.23412%;"/><col style="width: 3.73599%;"/><col style="width: 4.17186%;"/><col style="width: 4.85679%;"/><col style="width: 3.11332%;"/><col style="width: 4.66999%;"/><col style="width: 3.42466%;"/></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th class="confluenceTh">run cmd</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">cover all types of operation eg. Read, write, write through</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.databankoperation</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 6.9)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">cover partial writes and full line writes</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.databankwrites</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.2.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">cover partial writes and full writes to atag</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.databankatagwrites</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 7)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td class="confluenceTd">ctrl_fill, ctrl_data &amp; scratchpad requests in the same cycle</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.datarequestcollision</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 3.8)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td class="confluenceTd">back to back ctrl_fill, ctrl_data &amp; scratchpad request coming the same cycle to enforce priority arbitration</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.dataenforcepriorityarbitration</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 3.8)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td class="confluenceTd">back to  back reads to fill the fifo on the output side</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.backtobackreads</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.2.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td class="confluenceTd">back to back writes to fill the fifo on the input side</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.backtobackwrites</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.2.1)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td class="confluenceTd">backpressure rdrsp and evict interface on the tb side</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.backpressurerdrspevict</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.3)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">cover all legal burst length and beat numbers</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#cover.ccp.v4.0.burst_beat_legal_values</td><td colspan="1" class="confluenceTd">ccp_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>CCP microarchitecture</p><p>(section 5.2.1)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td class="confluenceTd">inject single bit errors in all bit locations</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.cco.v4.0.singlebiterrorinjection</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 4.2)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td class="confluenceTd">Issuing read and writes requests to the same bank before error is corrected</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#cover.ccp.v4.0.requestsbeforeerrorcorrection</td><td class="confluenceTd">ccp_coverage.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>CCP microarchitecture</p><p>(section 4.2)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><strong>4.3 Performance</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th colspan="1" class="confluenceTh">run cmd</th></tr><tr><td class="confluenceTd">14</td><td class="confluenceTd">pmu_cache_access, pmu_cache_hit, pmu_cache_miss, pmu_cache_evict, pmu_cache_allocate, pmu_cache_update, pmu_cache_cant_allocate should be signalled accordingly </td><td class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.pmuaccess</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.6)</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">15</td><td class="confluenceTd">pmu_cache_ctrl_tag_bank_conflict, pmu_cache_ctrl_data_bank_conflict should be signalled when there is ctrl request tag bank conflict and ctrl request data bank conflict</td><td class="confluenceTd"><br/></td><td class="confluenceTd">#check.ccp.v4.0.pmurequestconflict</td><td class="confluenceTd">ccp_scoreboard</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.6)</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">pmu_cache_port_tag_bank_conflict, pmu_cache_port_data_bank_conflict should be signalled when there is ctrl-fill port tag bank conflict</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.pmuportconflict</td><td colspan="1" class="confluenceTd">ccp_scoreboard</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.6)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><strong>4.4 Errors</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Description</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th><th class="confluenceTh">run cmd</th></tr><tr><td class="confluenceTd">17</td><td class="confluenceTd">Correctable errors should be contained in the tag and data pipes </td><td class="confluenceTd">This will be verified by scenario 1, 6, 9, 10 &amp; 11</td><td class="confluenceTd">#check.ccp.v4.0.correctableerror</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 4.1 &amp; 4.2)</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">18 </td><td colspan="1" class="confluenceTd">Poison/UC error should be signalled</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">#check.ccp.v4.0.poison&amp;ucerror</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><strong>4.5 Stimulus </strong></p><p>4.5.1 Read operation</p><p>Read stimulus to the DUT is reactive. Depending on the hit/miss, Allocate and no allocate the appropriate stimulus gets generated.  </p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 186.0px;"/><col style="width: 194.0px;"/><col style="width: 74.0px;"/><col style="width: 62.0px;"/><col style="width: 54.0px;"/><col style="width: 61.0px;"/><col style="width: 70.0px;"/><col style="width: 45.0px;"/><col style="width: 68.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Name of the field</th><th class="confluenceTh">constraint</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th></tr><tr><td colspan="9" class="confluenceTd"><ol><li><strong>Ctrl and status</strong></li></ol></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_address</td><td colspan="1" class="confluenceTd">Random address with width wAddr. Multiple transactions with same address and ns are generated to hit cacheline</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_ns</td><td colspan="1" class="confluenceTd">random ( 0 or  1). Multiple transactions with same address and ns are generated to hit cacheline</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_cmo</td><td colspan="1" class="confluenceTd">=0 (1 for CMO operation to write or flush tags)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_allocate</td><td colspan="1" class="confluenceTd">=0,1 (controlled by knob)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_busy_ways</td><td colspan="1" class="confluenceTd">= fill pending ways for the ctrl_op_address index</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_stale_ways</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_state_update</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_state</td><td colspan="1" class="confluenceTd">= IX, SC, UD (by default) States can be configurable</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_no_nru_update</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><p class="auto-cursor-target"><strong><strong>2. Read ctrl data</strong></strong></p></td></tr><tr><td class="confluenceTd">ctrl_data_cmd</td><td class="confluenceTd">=Read</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ccp_seq.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_index</td><td colspan="1" class="confluenceTd">Index with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_way</td><td colspan="1" class="confluenceTd">Way with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_bank</td><td colspan="1" class="confluenceTd">bank with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_beat</td><td colspan="1" class="confluenceTd">depends on addr[cacheline_offset-1:0]. Selects which beat to be sent first.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_burstlen</td><td colspan="1" class="confluenceTd">cacheline_size*8/wccpdata</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><strong>3. Fill data</strong></td></tr><tr><td class="confluenceTd">ctrl_fill_data_index</td><td class="confluenceTd">=Index of the evicted way</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ccp_seq.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_bank</td><td colspan="1" class="confluenceTd">=bank to which evicted way belongs to</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_way</td><td colspan="1" class="confluenceTd">=evicted way</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_beat</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_burstlen</td><td colspan="1" class="confluenceTd">=cacheline_size*8/wccpdata</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_data</td><td colspan="1" class="confluenceTd">=data corresponding to each beat</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_beat</td><td colspan="1" class="confluenceTd">=beat corresponding to the ctrl_fill_wr_data</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_byte_en</td><td colspan="1" class="confluenceTd">random when enPartialFill=1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_atag</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_atag_state</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><strong>4. Fill tag</strong></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_address</td><td colspan="1" class="confluenceTd">=address with miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_ns</td><td colspan="1" class="confluenceTd">=security with miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_state</td><td colspan="1" class="confluenceTd">=can be IX, SC, UD (by default) Can be configurable</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_way</td><td colspan="1" class="confluenceTd">=evicted way</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p>4.5.2 Write operation</p><p>Write stimulus to the DUT is reactive. Depending on the hit/miss, Allocate and no allocate the appropriate stimulus gets generated.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 186.0px;"/><col style="width: 194.0px;"/><col style="width: 74.0px;"/><col style="width: 62.0px;"/><col style="width: 54.0px;"/><col style="width: 61.0px;"/><col style="width: 70.0px;"/><col style="width: 45.0px;"/><col style="width: 68.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Name of the field</th><th class="confluenceTh">constraint</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th></tr><tr><td colspan="9" class="confluenceTd"><ol><li><strong>Ctrl and status</strong></li></ol></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_address</td><td colspan="1" class="confluenceTd">Random address with width wAddr. Multiple transactions with same address and ns are generated to hit cacheline</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_ns</td><td colspan="1" class="confluenceTd">random ( 0 or  1). Multiple transactions with same address and ns are generated to hit cacheline</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_cmo</td><td colspan="1" class="confluenceTd">=0  (1 for CMO operation to write or flush tags)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_allocate</td><td colspan="1" class="confluenceTd">=0,1 (controlled by knob)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_busy_ways</td><td colspan="1" class="confluenceTd">= fill pending ways for the ctrl_op_address index</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_stale_ways</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_state_update</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_state</td><td colspan="1" class="confluenceTd">= IX, SC, UD (by default) States can be configurable</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_op_tag_no_nru_update</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><p class="auto-cursor-target"><strong>2. Write ctrl data</strong></p></td></tr><tr><td class="confluenceTd">ctrl_data_cmd</td><td class="confluenceTd">=Write</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ccp_seq.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_index</td><td colspan="1" class="confluenceTd">Index with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_way</td><td colspan="1" class="confluenceTd">Way with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_bank</td><td colspan="1" class="confluenceTd">bank with hit (request output signal)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_beat</td><td colspan="1" class="confluenceTd">depends on addr[cacheline_offset-1:0]. Selects which beat to be sent first.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_data_burstlen</td><td colspan="1" class="confluenceTd">cacheline_size*8/wccpdata</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ctrl_wr_data</td><td class="confluenceTd">random</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ccp_seq.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_wr_byte_en</td><td colspan="1" class="confluenceTd">= obj.wData/8 for fullcacheline writes or can be partial writes</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_wr_beat</td><td colspan="1" class="confluenceTd">beat corresponding to the data</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_wr_atag_update</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_wr_atag_state</td><td colspan="1" class="confluenceTd">random (IX, vaidclean, validdirty)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><strong>3. Fill data</strong></td></tr><tr><td class="confluenceTd">ctrl_fill_data_index</td><td class="confluenceTd">=Index of the evicted way</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ccp_seq.svh</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_bank</td><td colspan="1" class="confluenceTd">=bank to which evicted way belongs to</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_way</td><td colspan="1" class="confluenceTd">=evicted way</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_beat</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_data_burstlen</td><td colspan="1" class="confluenceTd">=cacheline_size*8/wccpdata</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_data</td><td colspan="1" class="confluenceTd">=data corresponding to each beat</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_beat</td><td colspan="1" class="confluenceTd">=beat corresponding to the ctrl_fill_wr_data</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_byte_en</td><td colspan="1" class="confluenceTd">random when enPartialFill=1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_atag</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_atag_update</td><td colspan="1" class="confluenceTd">random (0,1)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_wr_atag_state</td><td colspan="1" class="confluenceTd">random (IX, vaidclean, validdirty)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="9" class="confluenceTd"><strong>4. Fill tag</strong></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_address</td><td colspan="1" class="confluenceTd">=address with miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_ns</td><td colspan="1" class="confluenceTd">=ns with miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_state</td><td colspan="1" class="confluenceTd">=can be IX, SC, UD (by default) Can be configurable</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ctrl_fill_way</td><td colspan="1" class="confluenceTd">=evicted way </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ccp_seq.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.2.2)</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p>4.5.3 Scratchpad</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 186.0px;"/><col style="width: 194.0px;"/><col style="width: 74.0px;"/><col style="width: 62.0px;"/><col style="width: 54.0px;"/><col style="width: 61.0px;"/><col style="width: 70.0px;"/><col style="width: 45.0px;"/><col style="width: 68.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Name of the field</th><th class="confluenceTh">constraint</th><th class="confluenceTh">hashtag</th><th class="confluenceTh">where</th><th class="confluenceTh">done</th><th class="confluenceTh">status</th><th class="confluenceTh">priority</th><th class="confluenceTh">ref doc</th><th class="confluenceTh">remark</th></tr><tr><td colspan="1" class="confluenceTd">scratch_op_way</td><td colspan="1" class="confluenceTd">= selected randomly from ScratchPadWays[]</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_op_index</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_op_read</td><td colspan="1" class="confluenceTd">random ( 0 , 1 (read))</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_op_write</td><td colspan="1" class="confluenceTd">random (0, 1 (write))</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_wr_data</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_wr_byte_en</td><td colspan="1" class="confluenceTd">=obj.wdata/8 for full cacheline writes or can be partial writes</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">scratch_wr_beat</td><td colspan="1" class="confluenceTd">=beat corresponding to the scratch_wr_data</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">CCP microarchitecture (section 5.5.1)</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><br/></p><p><span style="font-size: 20.0px;letter-spacing: -0.008em;">5 Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</span></p><p><br/></p><h2 id="CCPTestplanforNcore4.0-6Clock/Reset">6 Clock/Reset</h2><p><br/></p><h2 id="CCPTestplanforNcore4.0-7Performance(LatencyandBandwidth)">7 Performance (Latency and Bandwidth)</h2><p><br/></p><h2 id="CCPTestplanforNcore4.0-8Errors">8 Errors</h2><p><br/></p><h2 id="CCPTestplanforNcore4.0-9PowerManagement">9 Power Management</h2><p><br/></p><p><span style="font-size: 20.0px;letter-spacing: -0.008em;">10 CSR </span></p><p class="auto-cursor-target">CCP doesn't Implement CSR. <br/><br/><br/><br/></p>