0.6
2019.2
Oct 24 2019
18:48:46
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v,1584316454,verilog,,/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_sample_generator_0_0,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v,1584316454,verilog,,/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v,,sample_generator_v1_0,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0_M_AXIS.v,1584316454,verilog,,/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v,,sample_generator_v1_0_M_AXIS,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1584315674,verilog,,/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1571945291,verilog,,,,glbl,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v,1584273706,verilog,,,,sample_generator_testbench,,,,,,,,
/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1584204844,verilog,,/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v,,design_1_wrapper,,,,,,,,
