import Zcash.Circuits.NoteCommit.Canonicity
import Zcash.Circuits.Utilities.LookupRangeCheck

/-!
Reference (ported from actual Rust, not memory):
`orchard@0.14.0/src/circuit/note_commit.rs` — the per-input canonicity flows:
- `canon_bitshift_130` (lines 1804-1835): `lookup_config.witness_check(a', 13, false)` in
  its own `"Witness element"` region, witnessing `a' = a + 2^130 - t_P`.
- the gate regions (`"NoteCommit input g_d"` etc.): the per-input canonicity gates, one
  region each.

Each composite is a two-child layouter `FormalCircuit`: the `witnessCheck` child pins the
shifted value's telescoped decomposition (the gate bundle's `∃ lo` rely-condition), the
gate bundle carries the semantic canonicity contract, and the shift equation itself is
the gate's own constraint (derived inside the gate bundle's soundness). `Spec` is the
composite's bit-slice guarantee.
-/

namespace Zcash.Circuits.NoteCommit

open Halo2
open CompElliptic.Fields.Pasta (PALLAS_BASE_CARD)
open Specs (bitrange)
open NoteCommit (high_bit_canonical shifted_high_zero bit_one_of_val_eq
  base_val_lt_tP_val tPNat)

section WitnessCheckBridges

variable (n : ℕ)

private theorem rangeCheckAt_output (cfg : LookupRangeCheck.Config 10) (i : RegionIndex) :
    (LookupRangeCheck.rangeCheckAt 10 n false).output cfg 0 () i
      = { z0 := .of i 0 cfg.runningSum, zLast := .of i n cfg.runningSum } := by
  show ((LookupRangeCheck.rangeCheckAt 10 n false).synthesize cfg 0 ()).output i = _
  simp only [LookupRangeCheck.rangeCheckAt, circuit_norm, Bool.false_eq_true,
    Nat.zero_add]

end WitnessCheckBridges

/-! ## `x(g_d)` canonicity (`gd_x_canonicity`, `note_commit.rs:1804-1835` + the
`"NoteCommit input g_d"` gate region) -/

namespace GdCanonicityCheck

/-- The composite inputs: the point coordinate, the subpiece cells (the `b1` bit cell is
the one witnessed by `DecomposeB`), and the 13-word Sinsemilla running-sum tail of `a`. -/
structure Inputs (F : Type) where
  gdX : F
  b0 : F
  b1 : F
  a : F
  z13A : F
deriving ProvableStruct

/-- The `a' = a + 2¹³⁰ − t_P` witness program (Rust `canon_bitshift_130`, computed from
`a`'s value). -/
def aPrimeWit (a : AssignedCell Fp) : WitgenIR Fp 1 :=
  .native fun env => #v[readCell env a + ((2 ^ 130 : ℕ) : Fp) - tP]

@[circuit_norm]
theorem aPrimeWit_eval (a : AssignedCell Fp) (env : Placed ProverEnvironment Fp)
    (j : ℕ) (hj : j < 1) :
    ((aPrimeWit a).eval env)[j] = readCell env a + ((2 ^ 130 : ℕ) : Fp) - tP := by
  have hj0 : j = 0 := by omega
  subst hj0
  simp only [aPrimeWit, Witgen.WitgenIROver.eval_native_apply]
  rfl

/-- The gate child: the `GdCanonicity` region bundle in its own layouter region. -/
def gateChild : FormalCircuit Fp GdCanonicity.Config GdCanonicity.Config GdCanonicity.Row unit :=
  GdCanonicity.bundle.toFormal "NoteCommit input g_d"

derive_contract_bridges gateChild := gateChild

@[keygen_norm]
theorem gateChild_inputCells {cfg : GdCanonicity.Config}
    (configured : gateChild.Configured cfg)
    (input : Var GdCanonicity.Row Fp) :
    configured.inputCells input =
      [input.gdX.cell, input.b0.cell, input.b1.cell, input.a.cell,
        input.aPrime.cell, input.z13A.cell, input.z13APrime.cell] := by
  rcases configured with ⟨configInput, counts, hconfig, rfl⟩
  rfl

@[synthesis_summary_norm]
theorem gateChild_synthesisSummary_eq (cfg : GdCanonicity.Config)
    (input : Var GdCanonicity.Row Fp) (region : RegionIndex) :
    gateChild.elaborated.synthesisSummary cfg input region =
      FloorPlanner.SynthesisSummary.ofRegion
        (GdCanonicity.synthesisSummary cfg 0) := rfl

/-- The synthesize body (Rust `gd_x_canonicity` flow): the `witness_check` of `a'`, then
the gate region with `a' = z_0` and `z13_a' = z_13` wired in. -/
def synth (gcfg : GdCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) : Circuit Fp Unit := do
  let aZs ← LookupRangeCheck.witnessCheck 10 13 false lcfg (aPrimeWit input.a)
  let _ ← gateChild.call gcfg
    { gdX := input.gdX, b0 := input.b0, b1 := input.b1, a := input.a,
      aPrime := aZs.z0, z13A := input.z13A, z13APrime := aZs.zLast }
  pure ()

def synthesisSummary (gcfg : GdCanonicity.Config)
    (lcfg : LookupRangeCheck.Config 10) : FloorPlanner.SynthesisSummary :=
  (LookupRangeCheck.witnessCheckSynthesisSummary 10 13 false lcfg).combine
    (FloorPlanner.SynthesisSummary.ofRegion
      (GdCanonicity.synthesisSummary gcfg 0))

/-- The region count of `synth`: the `witnessCheck` region and the gate child's region. -/
theorem synth_regionCount (gcfg : GdCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) (i : RegionIndex) :
    Operations.regionCount ((synth gcfg lcfg input).operations i) = 2 := by
  simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm, Circuit.operations_bind,
    operations_assignRegion, Operations.regionCount]

/-- Rust `gd_x_canonicity` (`note_commit.rs`): `witness_check(a', 13)` then the
`"NoteCommit input g_d"` gate region. `Spec` is the composite's guarantee:
`a`/`b0`/`b1` are the canonical bit slices of `x(g_d)`. -/
def circuit :
    FormalCircuit Fp (GdCanonicity.Config × LookupRangeCheck.Config 10)
      (GdCanonicity.Config × LookupRangeCheck.Config 10) Inputs unit where
  name := "NoteCommit input g_d (canonicity)"
  configure := pure

  synthesize := fun (gcfg, lcfg) input => synth gcfg lcfg input

  elaborated :=
    { keygenRequirements :=
        { gates cfg _ := [GdCanonicity.gate cfg.1]
          lookups cfg _ := [LookupRangeCheck.rangeCheckLookup 10 cfg.2]
          permutationColumns cfg _ :=
            [cfg.1.colL, cfg.1.colM, cfg.1.colR, cfg.1.colZ,
              cfg.2.runningSum]
          inputCells _ _ input :=
            [input.gdX.cell, input.b0.cell, input.b1.cell,
              input.a.cell, input.z13A.cell] }
      lookupSelectorAnchorRequirements cfg _ _ :=
        LookupRangeCheck.lookupSelectorAnchorRequirements cfg.2
      lookupSelectorsAnchoredBy_of_registered := by
        intro cfg counts _ _ i anchor hanchor _
        simp only [synth, Circuit.operations_bind,
          Circuit.operations_pure, List.append_nil, circuit_norm]
        apply Operations.LookupSelectorsAnchoredBy.append
        · exact LookupRangeCheck.witnessCheck_lookupSelectorsAnchoredBy
            10 13 false (by simp) cfg.2 _ i anchor hanchor
        · exact gateChild.call_lookupSelectorsAnchoredBy cfg.1
            (FormalCircuit.Configured.ofOutput gateChild cfg.1 counts
              (by keygen_registration)) _ (i + 1) anchor (by trivial)
      copyCellsAssigned := by
        intro configInput counts hconfig input i
        simp only [synth, circuit_norm]
        apply Operations.CopyCellsAssignedFrom.append
        · apply LookupRangeCheck.witnessCheck_copyCellsAssignedFrom
        · apply gateChild.call_copyCellsAssignedFrom
            (hconfigured := FormalCircuit.Configured.ofOutput
              gateChild configInput.1 {} (by keygen_registration))
          intro cell hcell
          rw [gateChild_inputCells] at hcell
          simp only [List.mem_cons, List.not_mem_nil, or_false] at hcell
          have hout := LookupRangeCheck.witnessCheck_output_cells_assigned
            10 13 false (by simp) configInput.2 (aPrimeWit input.a) i
          simp only [List.mem_append]
          rcases hcell with rfl | rfl | rfl | rfl | rfl | rfl | rfl
          all_goals simp_all
      output _ _ _ := ()
      regionCount _ := 2
      synthesisSummary := fun (gcfg, lcfg) _ _ => synthesisSummary gcfg lcfg
      synthesisSummary_eq := by
        intro cfg input region
        simp only [synthesisSummary, synth, circuit_norm, synthesis_summary_norm]
        rw [LookupRangeCheck.witnessCheck_synthesisSummary]
      output_eq := by intro _ _ _; rfl
      regionCount_eq := fun (gcfg, lcfg) input i =>
        (synth_regionCount gcfg lcfg input i).symm }

  EnvAssumptions := fun (_, lcfg) env =>
    LookupRangeCheck.TableLoaded 10 lcfg env.env ∧
    lcfg.qLookup.index ≠ lcfg.qRunning.index

  Assumptions input :=
    IsBool input.b1 ∧ input.a.val < 2 ^ 250 ∧ input.b0.val < 2 ^ 4 ∧
    input.z13A = ((input.a.val / 2 ^ 130 : ℕ) : Fp)

  Spec input _ _ :=
    input.a.val = bitrange input.gdX.val 0 250 ∧
    input.b0.val = bitrange input.gdX.val 250 4 ∧
    input.b1.val = bitrange input.gdX.val 254 1

  ProverAssumptions input _ _ :=
    input.a.val = bitrange input.gdX.val 0 250 ∧
    input.b0.val = bitrange input.gdX.val 250 4 ∧
    input.b1.val = bitrange input.gdX.val 254 1

  soundness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    obtain ⟨hWC, hGate⟩ := hc
    simp only [circuit_norm] at hWC
    subcircuit_rw at hWC
    simp only [FormalCircuit.callPacked_operations, List.append_nil] at hGate
    subcircuit_rw at hGate
    simp only [FormalRegionCircuit.callPacked_output, circuit_norm,
      h_input] at hGate
    -- the witnessCheck child: `z_0 = a'`-cell and the 130-bit telescoped decomposition
    have hWSpec := hWC
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hWSpec
    simp only [circuit_norm, show (10 * 13 : ℕ) = 130 from by norm_num] at hWSpec
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hWSpec
    -- the gate child: discharge its rely-conditions, harvest the gate `Spec`
    rw [rangeCheckAt_output] at hGate
    simp only [gateChild_assumptions_eq, gateChild_spec_eq, circuit_norm] at hGate
    have hGSpec := hGate trivial
      ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    simp only [GdCanonicity.toGateRow, NoteCommit.GdCanonicity.Gate.Spec] at hGSpec
    exact ⟨hGSpec.1, hGSpec.2.1, hGSpec.2.2.1⟩

  completeness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm,
      readCell] at hwit ⊢
    obtain ⟨⟨hWaP, hWrc⟩, hWgate⟩ := hwit
    subcircuit_rw
    -- replay the witnessCheck child's contract for the gate child's preconditions
    obtain ⟨hChildSpec, hChildPS⟩ := h_spec_0
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
      (by rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]; simp)
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hChildSpec
    rw [LookupRangeCheck.rangeCheckAt_proverSpec_eq, rangeCheckAt_output] at hChildPS
    simp only [circuit_norm, show (10 * 13 : ℕ) = 130 from by norm_num]
      at hChildSpec hChildPS
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hChildSpec
    obtain ⟨hz0eqP, hzLast⟩ := hChildPS
    refine ⟨⟨?_, ?_, ?_⟩, trivial, ?_, ?_⟩
    · rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]
      exact ⟨hTable, hDistinct⟩
    · rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
      norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD]
    · rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]
      simp
    · -- the gate child's rely-conditions (verifier view)
      rw [rangeCheckAt_output]
      simp only [gateChild_assumptions_eq, circuit_norm, h_input]
      exact ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    · -- the gate child's honest-prover precondition: the gate `Spec` + the shift
      rw [rangeCheckAt_output]
      simp only [gateChild_proverAssumptions_eq, circuit_norm]
      rw [h_input.2.2.2.1] at hWaP
      rw [h_input.1, h_input.2.1, h_input.2.2.1, h_input.2.2.2.1, h_input.2.2.2.2]
      simp only [GdCanonicity.toGateRow, NoteCommit.GdCanonicity.Gate.Spec]
      refine ⟨⟨hPA.1, hPA.2.1, hPA.2.2, ?_⟩, hWaP⟩
      -- honest tail of `a' = a + 2^130 - t_P`: with the top bit set, `a < t_P`, so the
      -- 130-bit shift stays below `2^130` and the running-sum tail vanishes
      intro h1
      rw [hzLast, ← hz0eqP, hWaP]
      obtain ⟨-, hatp, -⟩ := high_bit_canonical (ZMod.val_lt input_gdX)
        (bit_one_of_val_eq hPA.2.2 h1)
      rw [shifted_high_zero (by norm_num) (by norm_num) (by rw [hPA.1]; exact hatp)]
      simp

end GdCanonicityCheck

/-! ## `x(pk_d)` canonicity (`pkd_x_canonicity`, `note_commit.rs:1838-1876` + the
`"NoteCommit input pk_d"` gate region) -/

namespace PkdCanonicityCheck

structure Inputs (F : Type) where
  pkdX : F
  b3 : F
  c : F
  d0 : F
  z13C : F
deriving ProvableStruct

/-- The shifted-value witness program (Rust computes it from the pieces' values). -/
def b3CPrimeWit (b3 c : AssignedCell Fp) : WitgenIR Fp 1 :=
  .native fun env => #v[readCell env b3 + ((2 ^ 4 : ℕ) : Fp) * readCell env c + ((2 ^ 140 : ℕ) : Fp) - tP]

@[circuit_norm]
theorem b3CPrimeWit_eval (b3 c : AssignedCell Fp) (env : Placed ProverEnvironment Fp)
    (j : ℕ) (hj : j < 1) :
    ((b3CPrimeWit b3 c).eval env)[j] = readCell env b3 + ((2 ^ 4 : ℕ) : Fp) * readCell env c + ((2 ^ 140 : ℕ) : Fp) - tP := by
  have hj0 : j = 0 := by omega
  subst hj0
  simp only [b3CPrimeWit, Witgen.WitgenIROver.eval_native_apply]
  rfl

/-- The gate child: the `PkdCanonicity` region bundle in its own layouter region. -/
def gateChild : FormalCircuit Fp PkdCanonicity.Config PkdCanonicity.Config PkdCanonicity.Row unit :=
  PkdCanonicity.bundle.toFormal "NoteCommit input pk_d"

derive_contract_bridges gateChild := gateChild

@[keygen_norm]
theorem gateChild_inputCells {cfg : PkdCanonicity.Config}
    (configured : gateChild.Configured cfg)
    (input : Var PkdCanonicity.Row Fp) :
    configured.inputCells input =
      [input.pkdX.cell, input.b3.cell, input.d0.cell, input.c.cell,
        input.b3CPrime.cell, input.z13C.cell, input.z14B3CPrime.cell] := by
  rcases configured with ⟨configInput, counts, hconfig, rfl⟩
  rfl

@[synthesis_summary_norm]
theorem gateChild_synthesisSummary_eq (cfg : PkdCanonicity.Config)
    (input : Var PkdCanonicity.Row Fp) (region : RegionIndex) :
    gateChild.elaborated.synthesisSummary cfg input region =
      FloorPlanner.SynthesisSummary.ofRegion
        (PkdCanonicity.synthesisSummary cfg 0) := rfl

def synth (gcfg : PkdCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) : Circuit Fp Unit := do
  let zs ← LookupRangeCheck.witnessCheck 10 14 false lcfg (b3CPrimeWit input.b3 input.c)
  let _ ← gateChild.call gcfg
    { pkdX := input.pkdX, b3 := input.b3, d0 := input.d0, c := input.c,
      b3CPrime := zs.z0, z13C := input.z13C, z14B3CPrime := zs.zLast }
  pure ()

def synthesisSummary (gcfg : PkdCanonicity.Config)
    (lcfg : LookupRangeCheck.Config 10) : FloorPlanner.SynthesisSummary :=
  (LookupRangeCheck.witnessCheckSynthesisSummary 10 14 false lcfg).combine
    (FloorPlanner.SynthesisSummary.ofRegion
      (PkdCanonicity.synthesisSummary gcfg 0))

theorem synth_regionCount (gcfg : PkdCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) (i : RegionIndex) :
    Operations.regionCount ((synth gcfg lcfg input).operations i) = 2 := by
  simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm, Circuit.operations_bind,
    operations_assignRegion, Operations.regionCount]

def circuit :
    FormalCircuit Fp (PkdCanonicity.Config × LookupRangeCheck.Config 10)
      (PkdCanonicity.Config × LookupRangeCheck.Config 10) Inputs unit where
  name := "NoteCommit input pk_d (canonicity)"
  configure := pure

  synthesize := fun (gcfg, lcfg) input => synth gcfg lcfg input

  elaborated :=
    { keygenRequirements :=
        { gates cfg _ := [PkdCanonicity.gate cfg.1]
          lookups cfg _ := [LookupRangeCheck.rangeCheckLookup 10 cfg.2]
          permutationColumns cfg _ :=
            [cfg.1.colL, cfg.1.colM, cfg.1.colR, cfg.1.colZ,
              cfg.2.runningSum]
          inputCells _ _ input :=
            [input.pkdX.cell, input.b3.cell, input.d0.cell,
              input.c.cell, input.z13C.cell] }
      lookupSelectorAnchorRequirements cfg _ _ :=
        LookupRangeCheck.lookupSelectorAnchorRequirements cfg.2
      lookupSelectorsAnchoredBy_of_registered := by
        intro cfg counts _ _ i anchor hanchor _
        simp only [synth, Circuit.operations_bind,
          Circuit.operations_pure, List.append_nil, circuit_norm]
        apply Operations.LookupSelectorsAnchoredBy.append
        · exact LookupRangeCheck.witnessCheck_lookupSelectorsAnchoredBy
            10 14 false (by simp) cfg.2 _ i anchor hanchor
        · exact gateChild.call_lookupSelectorsAnchoredBy cfg.1
            (FormalCircuit.Configured.ofOutput gateChild cfg.1 counts
              (by keygen_registration)) _ (i + 1) anchor (by trivial)
      copyCellsAssigned := by
        intro configInput counts hconfig input i
        simp only [synth, circuit_norm]
        apply Operations.CopyCellsAssignedFrom.append
        · apply LookupRangeCheck.witnessCheck_copyCellsAssignedFrom
        · apply gateChild.call_copyCellsAssignedFrom
            (hconfigured := FormalCircuit.Configured.ofOutput
              gateChild configInput.1 {} (by keygen_registration))
          intro cell hcell
          rw [gateChild_inputCells] at hcell
          simp only [List.mem_cons, List.not_mem_nil, or_false] at hcell
          have hout := LookupRangeCheck.witnessCheck_output_cells_assigned
            10 14 false (by simp) configInput.2
              (b3CPrimeWit input.b3 input.c) i
          simp only [List.mem_append]
          rcases hcell with rfl | rfl | rfl | rfl | rfl | rfl | rfl
          all_goals simp_all
      output _ _ _ := ()
      regionCount _ := 2
      synthesisSummary := fun (gcfg, lcfg) _ _ => synthesisSummary gcfg lcfg
      synthesisSummary_eq := by
        intro cfg input region
        simp only [synthesisSummary, synth, circuit_norm, synthesis_summary_norm]
        rw [LookupRangeCheck.witnessCheck_synthesisSummary]
      output_eq := by intro _ _ _; rfl
      regionCount_eq := fun (gcfg, lcfg) input i =>
        (synth_regionCount gcfg lcfg input i).symm }

  EnvAssumptions := fun (_, lcfg) env =>
    LookupRangeCheck.TableLoaded 10 lcfg env.env ∧
    lcfg.qLookup.index ≠ lcfg.qRunning.index

  Assumptions input :=
    IsBool input.d0 ∧ input.c.val < 2 ^ 250 ∧ input.b3.val < 2 ^ 4 ∧
    input.z13C = ((input.c.val / 2 ^ 130 : ℕ) : Fp)

  Spec input _ _ :=
    input.b3.val = bitrange input.pkdX.val 0 4 ∧
    input.c.val = bitrange input.pkdX.val 4 250 ∧
    input.d0.val = bitrange input.pkdX.val 254 1

  ProverAssumptions input _ _ :=
    input.b3.val = bitrange input.pkdX.val 0 4 ∧
    input.c.val = bitrange input.pkdX.val 4 250 ∧
    input.d0.val = bitrange input.pkdX.val 254 1

  soundness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    obtain ⟨hWC, hGate⟩ := hc
    simp only [circuit_norm] at hWC
    subcircuit_rw at hWC
    simp only [FormalCircuit.callPacked_operations, List.append_nil] at hGate
    subcircuit_rw at hGate
    simp only [FormalRegionCircuit.callPacked_output, circuit_norm,
      h_input] at hGate
    have hWSpec := hWC
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hWSpec
    simp only [circuit_norm, show (10 * 14 : ℕ) = 140 from by norm_num] at hWSpec
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hWSpec
    rw [rangeCheckAt_output] at hGate
    simp only [gateChild_assumptions_eq, gateChild_spec_eq, circuit_norm] at hGate
    have hGSpec := hGate trivial
      ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    simp only [PkdCanonicity.toGateRow, NoteCommit.PkdCanonicity.Gate.Spec] at hGSpec
    exact ⟨hGSpec.1, hGSpec.2.1, hGSpec.2.2.1⟩

  completeness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm,
      readCell] at hwit ⊢
    obtain ⟨⟨hWaP, hWrc⟩, hWgate⟩ := hwit
    subcircuit_rw
    obtain ⟨hChildSpec, hChildPS⟩ := h_spec_0
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
      (by rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]; simp)
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hChildSpec
    rw [LookupRangeCheck.rangeCheckAt_proverSpec_eq, rangeCheckAt_output] at hChildPS
    simp only [circuit_norm, show (10 * 14 : ℕ) = 140 from by norm_num]
      at hChildSpec hChildPS
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hChildSpec
    obtain ⟨hz0eqP, hzLast⟩ := hChildPS
    refine ⟨⟨?_, ?_, ?_⟩, trivial, ?_, ?_⟩
    · rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]
      exact ⟨hTable, hDistinct⟩
    · rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
      norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD]
    · rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]
      simp
    · rw [rangeCheckAt_output]
      simp only [gateChild_assumptions_eq, circuit_norm, h_input]
      exact ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    · rw [rangeCheckAt_output]
      simp only [gateChild_proverAssumptions_eq, circuit_norm]
      rw [h_input.2.1, h_input.2.2.1] at hWaP
      rw [h_input.1, h_input.2.1, h_input.2.2.1, h_input.2.2.2.1, h_input.2.2.2.2]
      simp only [PkdCanonicity.toGateRow, NoteCommit.PkdCanonicity.Gate.Spec]
      refine ⟨⟨hPA.1, hPA.2.1, hPA.2.2, ?_⟩, by rw [hWaP]; ring⟩
      intro h1
      rw [hzLast, ← hz0eqP, hWaP]
      have hbase_lt := base_val_lt_tP_val hPA.1 hPA.2.1 (ZMod.val_lt input_pkdX)
        (bit_one_of_val_eq hPA.2.2 h1) (by norm_num)
      rw [shifted_high_zero (by norm_num) (by norm_num) hbase_lt]
      simp

end PkdCanonicityCheck

/-! ## `rho` canonicity (`rho_canonicity`, `note_commit.rs:1879-1917` + the
`"NoteCommit input rho"` gate region) -/

namespace RhoCanonicityCheck

structure Inputs (F : Type) where
  rho : F
  e1 : F
  f : F
  g0 : F
  z13F : F
deriving ProvableStruct

/-- The shifted-value witness program (Rust computes it from the pieces' values). -/
def e1FPrimeWit (e1 f : AssignedCell Fp) : WitgenIR Fp 1 :=
  .native fun env => #v[readCell env e1 + ((2 ^ 4 : ℕ) : Fp) * readCell env f + ((2 ^ 140 : ℕ) : Fp) - tP]

@[circuit_norm]
theorem e1FPrimeWit_eval (e1 f : AssignedCell Fp) (env : Placed ProverEnvironment Fp)
    (j : ℕ) (hj : j < 1) :
    ((e1FPrimeWit e1 f).eval env)[j] = readCell env e1 + ((2 ^ 4 : ℕ) : Fp) * readCell env f + ((2 ^ 140 : ℕ) : Fp) - tP := by
  have hj0 : j = 0 := by omega
  subst hj0
  simp only [e1FPrimeWit, Witgen.WitgenIROver.eval_native_apply]
  rfl

/-- The gate child: the `RhoCanonicity` region bundle in its own layouter region. -/
def gateChild : FormalCircuit Fp RhoCanonicity.Config RhoCanonicity.Config RhoCanonicity.Row unit :=
  RhoCanonicity.bundle.toFormal "NoteCommit input rho"

derive_contract_bridges gateChild := gateChild

@[keygen_norm]
theorem gateChild_inputCells {cfg : RhoCanonicity.Config}
    (configured : gateChild.Configured cfg)
    (input : Var RhoCanonicity.Row Fp) :
    configured.inputCells input =
      [input.rho.cell, input.e1.cell, input.g0.cell, input.f.cell,
        input.e1FPrime.cell, input.z13F.cell, input.z14E1FPrime.cell] := by
  rcases configured with ⟨configInput, counts, hconfig, rfl⟩
  rfl

@[synthesis_summary_norm]
theorem gateChild_synthesisSummary_eq (cfg : RhoCanonicity.Config)
    (input : Var RhoCanonicity.Row Fp) (region : RegionIndex) :
    gateChild.elaborated.synthesisSummary cfg input region =
      FloorPlanner.SynthesisSummary.ofRegion
        (RhoCanonicity.synthesisSummary cfg 0) := rfl

def synth (gcfg : RhoCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) : Circuit Fp Unit := do
  let zs ← LookupRangeCheck.witnessCheck 10 14 false lcfg (e1FPrimeWit input.e1 input.f)
  let _ ← gateChild.call gcfg
    { rho := input.rho, e1 := input.e1, g0 := input.g0, f := input.f,
      e1FPrime := zs.z0, z13F := input.z13F, z14E1FPrime := zs.zLast }
  pure ()

def synthesisSummary (gcfg : RhoCanonicity.Config)
    (lcfg : LookupRangeCheck.Config 10) : FloorPlanner.SynthesisSummary :=
  (LookupRangeCheck.witnessCheckSynthesisSummary 10 14 false lcfg).combine
    (FloorPlanner.SynthesisSummary.ofRegion
      (RhoCanonicity.synthesisSummary gcfg 0))

theorem synth_regionCount (gcfg : RhoCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) (i : RegionIndex) :
    Operations.regionCount ((synth gcfg lcfg input).operations i) = 2 := by
  simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm, Circuit.operations_bind,
    operations_assignRegion, Operations.regionCount]

def circuit :
    FormalCircuit Fp (RhoCanonicity.Config × LookupRangeCheck.Config 10)
      (RhoCanonicity.Config × LookupRangeCheck.Config 10) Inputs unit where
  name := "NoteCommit input rho (canonicity)"
  configure := pure

  synthesize := fun (gcfg, lcfg) input => synth gcfg lcfg input

  elaborated :=
    { keygenRequirements :=
        { gates cfg _ := [RhoCanonicity.gate cfg.1]
          lookups cfg _ := [LookupRangeCheck.rangeCheckLookup 10 cfg.2]
          permutationColumns cfg _ :=
            [cfg.1.colL, cfg.1.colM, cfg.1.colR, cfg.1.colZ,
              cfg.2.runningSum]
          inputCells _ _ input :=
            [input.rho.cell, input.e1.cell, input.g0.cell,
              input.f.cell, input.z13F.cell] }
      lookupSelectorAnchorRequirements cfg _ _ :=
        LookupRangeCheck.lookupSelectorAnchorRequirements cfg.2
      lookupSelectorsAnchoredBy_of_registered := by
        intro cfg counts _ _ i anchor hanchor _
        simp only [synth, Circuit.operations_bind,
          Circuit.operations_pure, List.append_nil, circuit_norm]
        apply Operations.LookupSelectorsAnchoredBy.append
        · exact LookupRangeCheck.witnessCheck_lookupSelectorsAnchoredBy
            10 14 false (by simp) cfg.2 _ i anchor hanchor
        · exact gateChild.call_lookupSelectorsAnchoredBy cfg.1
            (FormalCircuit.Configured.ofOutput gateChild cfg.1 counts
              (by keygen_registration)) _ (i + 1) anchor (by trivial)
      copyCellsAssigned := by
        intro configInput counts hconfig input i
        simp only [synth, circuit_norm]
        apply Operations.CopyCellsAssignedFrom.append
        · apply LookupRangeCheck.witnessCheck_copyCellsAssignedFrom
        · apply gateChild.call_copyCellsAssignedFrom
            (hconfigured := FormalCircuit.Configured.ofOutput
              gateChild configInput.1 {} (by keygen_registration))
          intro cell hcell
          rw [gateChild_inputCells] at hcell
          simp only [List.mem_cons, List.not_mem_nil, or_false] at hcell
          have hout := LookupRangeCheck.witnessCheck_output_cells_assigned
            10 14 false (by simp) configInput.2
              (e1FPrimeWit input.e1 input.f) i
          simp only [List.mem_append]
          rcases hcell with rfl | rfl | rfl | rfl | rfl | rfl | rfl
          all_goals simp_all
      output _ _ _ := ()
      regionCount _ := 2
      synthesisSummary := fun (gcfg, lcfg) _ _ => synthesisSummary gcfg lcfg
      synthesisSummary_eq := by
        intro cfg input region
        simp only [synthesisSummary, synth, circuit_norm, synthesis_summary_norm]
        rw [LookupRangeCheck.witnessCheck_synthesisSummary]
      output_eq := by intro _ _ _; rfl
      regionCount_eq := fun (gcfg, lcfg) input i =>
        (synth_regionCount gcfg lcfg input i).symm }

  EnvAssumptions := fun (_, lcfg) env =>
    LookupRangeCheck.TableLoaded 10 lcfg env.env ∧
    lcfg.qLookup.index ≠ lcfg.qRunning.index

  Assumptions input :=
    IsBool input.g0 ∧ input.f.val < 2 ^ 250 ∧ input.e1.val < 2 ^ 4 ∧
    input.z13F = ((input.f.val / 2 ^ 130 : ℕ) : Fp)

  Spec input _ _ :=
    input.e1.val = bitrange input.rho.val 0 4 ∧
    input.f.val = bitrange input.rho.val 4 250 ∧
    input.g0.val = bitrange input.rho.val 254 1

  ProverAssumptions input _ _ :=
    input.e1.val = bitrange input.rho.val 0 4 ∧
    input.f.val = bitrange input.rho.val 4 250 ∧
    input.g0.val = bitrange input.rho.val 254 1

  soundness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    obtain ⟨hWC, hGate⟩ := hc
    simp only [LookupRangeCheck.witnessCheck, circuit_norm] at hWC
    subcircuit_rw at hWC
    simp only [LookupRangeCheck.witnessCheck, circuit_norm] at hGate
    have hWSpec := hWC
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hWSpec
    simp only [circuit_norm, show (10 * 14 : ℕ) = 140 from by norm_num] at hWSpec
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hWSpec
    rw [rangeCheckAt_output] at hGate
    simp only [gateChild_assumptions_eq, gateChild_spec_eq, circuit_norm] at hGate
    have hGSpec := hGate trivial
      ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    simp only [RhoCanonicity.toGateRow, NoteCommit.RhoCanonicity.Gate.Spec] at hGSpec
    exact ⟨hGSpec.1, hGSpec.2.1, hGSpec.2.2.1⟩

  completeness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    simp only [LookupRangeCheck.witnessCheck, Operations.regionCount, circuit_norm,
      readCell] at hwit ⊢
    obtain ⟨⟨hWaP, hWrc⟩, hWgate⟩ := hwit
    subcircuit_rw
    obtain ⟨hChildSpec, hChildPS⟩ := h_spec_0
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
      (by rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]; simp)
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hChildSpec
    rw [LookupRangeCheck.rangeCheckAt_proverSpec_eq, rangeCheckAt_output] at hChildPS
    simp only [circuit_norm, show (10 * 14 : ℕ) = 140 from by norm_num]
      at hChildSpec hChildPS
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hChildSpec
    obtain ⟨hz0eqP, hzLast⟩ := hChildPS
    refine ⟨⟨?_, ?_, ?_⟩, trivial, ?_, ?_⟩
    · rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]
      exact ⟨hTable, hDistinct⟩
    · rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
      norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD]
    · rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]
      simp
    · rw [rangeCheckAt_output]
      simp only [gateChild_assumptions_eq, circuit_norm, h_input]
      exact ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    · rw [rangeCheckAt_output]
      simp only [gateChild_proverAssumptions_eq, circuit_norm]
      rw [h_input.2.1, h_input.2.2.1] at hWaP
      rw [h_input.1, h_input.2.1, h_input.2.2.1, h_input.2.2.2.1, h_input.2.2.2.2]
      simp only [RhoCanonicity.toGateRow, NoteCommit.RhoCanonicity.Gate.Spec]
      refine ⟨⟨hPA.1, hPA.2.1, hPA.2.2, ?_⟩, by rw [hWaP]; ring⟩
      intro h1
      rw [hzLast, ← hz0eqP, hWaP]
      have hbase_lt := base_val_lt_tP_val hPA.1 hPA.2.1 (ZMod.val_lt input_rho)
        (bit_one_of_val_eq hPA.2.2 h1) (by norm_num)
      rw [shifted_high_zero (by norm_num) (by norm_num) hbase_lt]
      simp

end RhoCanonicityCheck

/-! ## `psi` canonicity (`psi_canonicity`, `note_commit.rs:1920-1958` + the
`"NoteCommit input psi"` gate region) -/

namespace PsiCanonicityCheck

structure Inputs (F : Type) where
  psi : F
  h0 : F
  g1 : F
  h1 : F
  g2 : F
  z13G : F
deriving ProvableStruct

/-- The shifted-value witness program (Rust computes it from the pieces' values). -/
def g1G2PrimeWit (g1 g2 : AssignedCell Fp) : WitgenIR Fp 1 :=
  .native fun env => #v[readCell env g1 + ((2 ^ 9 : ℕ) : Fp) * readCell env g2 + ((2 ^ 130 : ℕ) : Fp) - tP]

@[circuit_norm]
theorem g1G2PrimeWit_eval (g1 g2 : AssignedCell Fp) (env : Placed ProverEnvironment Fp)
    (j : ℕ) (hj : j < 1) :
    ((g1G2PrimeWit g1 g2).eval env)[j] = readCell env g1 + ((2 ^ 9 : ℕ) : Fp) * readCell env g2 + ((2 ^ 130 : ℕ) : Fp) - tP := by
  have hj0 : j = 0 := by omega
  subst hj0
  simp only [g1G2PrimeWit, Witgen.WitgenIROver.eval_native_apply]
  rfl

/-- The gate child: the `PsiCanonicity` region bundle in its own layouter region. -/
def gateChild : FormalCircuit Fp PsiCanonicity.Config PsiCanonicity.Config PsiCanonicity.Row unit :=
  PsiCanonicity.bundle.toFormal "NoteCommit input psi"

derive_contract_bridges gateChild := gateChild

@[keygen_norm]
theorem gateChild_inputCells {cfg : PsiCanonicity.Config}
    (configured : gateChild.Configured cfg)
    (input : Var PsiCanonicity.Row Fp) :
    configured.inputCells input =
      [input.psi.cell, input.h0.cell, input.g1.cell, input.h1.cell,
        input.g2.cell, input.g1G2Prime.cell, input.z13G.cell,
        input.z13G1G2Prime.cell] := by
  rcases configured with ⟨configInput, counts, hconfig, rfl⟩
  rfl

@[synthesis_summary_norm]
theorem gateChild_synthesisSummary_eq (cfg : PsiCanonicity.Config)
    (input : Var PsiCanonicity.Row Fp) (region : RegionIndex) :
    gateChild.elaborated.synthesisSummary cfg input region =
      FloorPlanner.SynthesisSummary.ofRegion
        (PsiCanonicity.synthesisSummary cfg 0) := rfl

def synth (gcfg : PsiCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) : Circuit Fp Unit := do
  let zs ← LookupRangeCheck.witnessCheck 10 13 false lcfg (g1G2PrimeWit input.g1 input.g2)
  let _ ← gateChild.call gcfg
    { psi := input.psi, h0 := input.h0, g1 := input.g1, h1 := input.h1, g2 := input.g2,
      g1G2Prime := zs.z0, z13G := input.z13G, z13G1G2Prime := zs.zLast }
  pure ()

def synthesisSummary (gcfg : PsiCanonicity.Config)
    (lcfg : LookupRangeCheck.Config 10) : FloorPlanner.SynthesisSummary :=
  (LookupRangeCheck.witnessCheckSynthesisSummary 10 13 false lcfg).combine
    (FloorPlanner.SynthesisSummary.ofRegion
      (PsiCanonicity.synthesisSummary gcfg 0))

theorem synth_regionCount (gcfg : PsiCanonicity.Config) (lcfg : LookupRangeCheck.Config 10)
    (input : Inputs (AssignedCell Fp)) (i : RegionIndex) :
    Operations.regionCount ((synth gcfg lcfg input).operations i) = 2 := by
  simp only [synth, LookupRangeCheck.witnessCheck, circuit_norm, Circuit.operations_bind,
    operations_assignRegion, Operations.regionCount]

def circuit :
    FormalCircuit Fp (PsiCanonicity.Config × LookupRangeCheck.Config 10)
      (PsiCanonicity.Config × LookupRangeCheck.Config 10) Inputs unit where
  name := "NoteCommit input psi (canonicity)"
  configure := pure

  synthesize := fun (gcfg, lcfg) input => synth gcfg lcfg input

  elaborated :=
    { keygenRequirements :=
        { gates cfg _ := [PsiCanonicity.gate cfg.1]
          lookups cfg _ := [LookupRangeCheck.rangeCheckLookup 10 cfg.2]
          permutationColumns cfg _ :=
            [cfg.1.colL, cfg.1.colM, cfg.1.colR, cfg.1.colZ,
              cfg.2.runningSum]
          inputCells _ _ input :=
            [input.psi.cell, input.h0.cell, input.g1.cell,
              input.h1.cell, input.g2.cell, input.z13G.cell] }
      lookupSelectorAnchorRequirements cfg _ _ :=
        LookupRangeCheck.lookupSelectorAnchorRequirements cfg.2
      lookupSelectorsAnchoredBy_of_registered := by
        intro cfg counts _ _ i anchor hanchor _
        simp only [synth, Circuit.operations_bind,
          Circuit.operations_pure, List.append_nil, circuit_norm]
        apply Operations.LookupSelectorsAnchoredBy.append
        · exact LookupRangeCheck.witnessCheck_lookupSelectorsAnchoredBy
            10 13 false (by simp) cfg.2 _ i anchor hanchor
        · exact gateChild.call_lookupSelectorsAnchoredBy cfg.1
            (FormalCircuit.Configured.ofOutput gateChild cfg.1 counts
              (by keygen_registration)) _ (i + 1) anchor (by trivial)
      copyCellsAssigned := by
        intro configInput counts hconfig input i
        simp only [synth, circuit_norm]
        apply Operations.CopyCellsAssignedFrom.append
        · apply LookupRangeCheck.witnessCheck_copyCellsAssignedFrom
        · apply gateChild.call_copyCellsAssignedFrom
            (hconfigured := FormalCircuit.Configured.ofOutput
              gateChild configInput.1 {} (by keygen_registration))
          intro cell hcell
          rw [gateChild_inputCells] at hcell
          simp only [List.mem_cons, List.not_mem_nil, or_false] at hcell
          have hout := LookupRangeCheck.witnessCheck_output_cells_assigned
            10 13 false (by simp) configInput.2
              (g1G2PrimeWit input.g1 input.g2) i
          simp only [List.mem_append]
          rcases hcell with rfl | rfl | rfl | rfl | rfl | rfl | rfl | rfl
          all_goals simp_all
      output _ _ _ := ()
      regionCount _ := 2
      synthesisSummary := fun (gcfg, lcfg) _ _ => synthesisSummary gcfg lcfg
      synthesisSummary_eq := by
        intro cfg input region
        simp only [synthesisSummary, synth, circuit_norm, synthesis_summary_norm]
        rw [LookupRangeCheck.witnessCheck_synthesisSummary]
      output_eq := by intro _ _ _; rfl
      regionCount_eq := fun (gcfg, lcfg) input i =>
        (synth_regionCount gcfg lcfg input i).symm }

  EnvAssumptions := fun (_, lcfg) env =>
    LookupRangeCheck.TableLoaded 10 lcfg env.env ∧
    lcfg.qLookup.index ≠ lcfg.qRunning.index

  Assumptions input :=
    IsBool input.h1 ∧ input.g1.val < 2 ^ 9 ∧ input.g2.val < 2 ^ 240 ∧
    input.h0.val < 2 ^ 5 ∧
    input.z13G = (((input.g1.val + input.g2.val * 2 ^ 9) / 2 ^ 129 : ℕ) : Fp)

  Spec input _ _ :=
    input.g1.val = bitrange input.psi.val 0 9 ∧
    input.g2.val = bitrange input.psi.val 9 240 ∧
    input.h0.val = bitrange input.psi.val 249 5 ∧
    input.h1.val = bitrange input.psi.val 254 1

  ProverAssumptions input _ _ :=
    input.g1.val = bitrange input.psi.val 0 9 ∧
    input.g2.val = bitrange input.psi.val 9 240 ∧
    input.h0.val = bitrange input.psi.val 249 5 ∧
    input.h1.val = bitrange input.psi.val 254 1

  soundness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    obtain ⟨hWC, hGate⟩ := hc
    simp only [LookupRangeCheck.witnessCheck, circuit_norm] at hWC
    subcircuit_rw at hWC
    simp only [LookupRangeCheck.witnessCheck, circuit_norm] at hGate
    have hWSpec := hWC
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hWSpec
    simp only [circuit_norm, show (10 * 13 : ℕ) = 130 from by norm_num] at hWSpec
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hWSpec
    rw [rangeCheckAt_output] at hGate
    simp only [gateChild_assumptions_eq, gateChild_spec_eq, circuit_norm] at hGate
    have hGSpec := hGate trivial
      ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2.1, hA.2.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    simp only [PsiCanonicity.toGateRow, NoteCommit.PsiCanonicity.Gate.Spec] at hGSpec
    exact ⟨hGSpec.1, hGSpec.2.1, hGSpec.2.2.1, hGSpec.2.2.2.1⟩

  completeness := by
    circuit_proof_start
    obtain ⟨hTable, hDistinct⟩ := _hE
    simp only [LookupRangeCheck.witnessCheck, Operations.regionCount, circuit_norm,
      readCell] at hwit ⊢
    obtain ⟨⟨hWaP, hWrc⟩, hWgate⟩ := hwit
    subcircuit_rw
    obtain ⟨hChildSpec, hChildPS⟩ := h_spec_0
      (by rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]; exact ⟨hTable, hDistinct⟩)
      (by rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
          norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD])
      (by rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]; simp)
    rw [LookupRangeCheck.rangeCheckAt_spec_eq, rangeCheckAt_output] at hChildSpec
    rw [LookupRangeCheck.rangeCheckAt_proverSpec_eq, rangeCheckAt_output] at hChildPS
    simp only [circuit_norm, show (10 * 13 : ℕ) = 130 from by norm_num]
      at hChildSpec hChildPS
    obtain ⟨hz0eq, lo, hlo, htel⟩ := hChildSpec
    obtain ⟨hz0eqP, hzLast⟩ := hChildPS
    refine ⟨⟨?_, ?_, ?_⟩, trivial, ?_, ?_⟩
    · rw [LookupRangeCheck.rangeCheckAt_envAssumptions_eq]
      exact ⟨hTable, hDistinct⟩
    · rw [LookupRangeCheck.rangeCheckAt_assumptions_eq]
      norm_num [CompElliptic.Fields.Pasta.PALLAS_BASE_CARD]
    · rw [LookupRangeCheck.rangeCheckAt_proverAssumptions_eq]
      simp
    · rw [rangeCheckAt_output]
      simp only [gateChild_assumptions_eq, circuit_norm, h_input]
      exact ⟨hA.1, hA.2.1, hA.2.2.1, hA.2.2.2.1, hA.2.2.2.2, lo, hlo, by rw [hz0eq]; exact htel⟩
    · rw [rangeCheckAt_output]
      simp only [gateChild_proverAssumptions_eq, circuit_norm]
      rw [h_input.2.2.1, h_input.2.2.2.2.1] at hWaP
      rw [h_input.1, h_input.2.1, h_input.2.2.1, h_input.2.2.2.1, h_input.2.2.2.2.1,
        h_input.2.2.2.2.2]
      simp only [PsiCanonicity.toGateRow, NoteCommit.PsiCanonicity.Gate.Spec]
      refine ⟨⟨hPA.1, hPA.2.1, hPA.2.2.1, hPA.2.2.2, ?_⟩, by rw [hWaP]; ring⟩
      intro h1
      rw [hzLast, ← hz0eqP, hWaP]
      have hbase_lt := base_val_lt_tP_val hPA.1 hPA.2.1 (ZMod.val_lt input_psi)
        (bit_one_of_val_eq hPA.2.2.2 h1) (by norm_num)
      rw [shifted_high_zero (by norm_num) (by norm_num) hbase_lt]
      simp

end PsiCanonicityCheck

end Zcash.Circuits.NoteCommit
