
Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000432  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000004a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800060  00800060  000004a6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004a6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000004d8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000130  00000000  00000000  00000514  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001357  00000000  00000000  00000644  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a00  00000000  00000000  0000199b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000860  00000000  00000000  0000239b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000031c  00000000  00000000  00002bfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000696  00000000  00000000  00002f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000712  00000000  00000000  000035ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e0  00000000  00000000  00003cc0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 9b 00 	jmp	0x136	; 0x136 <__vector_1>
   8:	0c 94 c2 00 	jmp	0x184	; 0x184 <__vector_2>
   c:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 e3       	ldi	r30, 0x32	; 50
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a9 36       	cpi	r26, 0x69	; 105
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 96 00 	call	0x12c	; 0x12c <main>
  8a:	0c 94 17 02 	jmp	0x42e	; 0x42e <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <App_Init>:



/* ================= App Initialization ================= */
void App_Init(void)
{
  92:	1f 93       	push	r17
  94:	cf 93       	push	r28
  96:	df 93       	push	r29
  98:	cd b7       	in	r28, 0x3d	; 61
  9a:	de b7       	in	r29, 0x3e	; 62
  9c:	2c 97       	sbiw	r28, 0x0c	; 12
  9e:	0f b6       	in	r0, 0x3f	; 63
  a0:	f8 94       	cli
  a2:	de bf       	out	0x3e, r29	; 62
  a4:	0f be       	out	0x3f, r0	; 63
  a6:	cd bf       	out	0x3d, r28	; 61
   SPI_Config_t SPI_Config;
   SPI_Config.SPI_Mode = SPI_Slave;
  a8:	19 82       	std	Y+1, r1	; 0x01
   SPI_Config.Data_Order = MSB;
  aa:	1a 82       	std	Y+2, r1	; 0x02
   SPI_Config.Clock_Polarity = Rising_Falling;
  ac:	1c 82       	std	Y+4, r1	; 0x04
  ae:	1b 82       	std	Y+3, r1	; 0x03
   SPI_Config.Clock_Phase = Sample_Setup;
  b0:	1d 82       	std	Y+5, r1	; 0x05
   SPI_Config.Clock_Rate = Normal_Fosc_16;
  b2:	81 e0       	ldi	r24, 0x01	; 1
  b4:	8e 83       	std	Y+6, r24	; 0x06
   SPI_Config.Speed = SPI_Speed_Normal;
  b6:	1f 82       	std	Y+7, r1	; 0x07
   SPI_Config.IRQ_Enable = SPI_IRQ_Disable;
  b8:	18 86       	std	Y+8, r1	; 0x08
   SPI_Config.Ptr_ISR_Func = 0;
  ba:	1a 86       	std	Y+10, r1	; 0x0a
  bc:	19 86       	std	Y+9, r1	; 0x09

   MCAL_SPI_Init(SPI_PORT, &SPI_Config);
  be:	be 01       	movw	r22, r28
  c0:	6f 5f       	subi	r22, 0xFF	; 255
  c2:	7f 4f       	sbci	r23, 0xFF	; 255
  c4:	86 e3       	ldi	r24, 0x36	; 54
  c6:	90 e0       	ldi	r25, 0x00	; 0
  c8:	0e 94 57 01 	call	0x2ae	; 0x2ae <MCAL_SPI_Init>
   MCAL_SPI_IO_Set_Pins(SPI_PORT);
  cc:	86 e3       	ldi	r24, 0x36	; 54
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	0e 94 ae 01 	call	0x35c	; 0x35c <MCAL_SPI_IO_Set_Pins>

   for(uint8_t i=0;i<8;i++){
  d4:	10 e0       	ldi	r17, 0x00	; 0
  d6:	11 c0       	rjmp	.+34     	; 0xfa <App_Init+0x68>
	   IO_Configure_Pin_t pinConf = {1<<i, output_Low};
  d8:	81 e0       	ldi	r24, 0x01	; 1
  da:	01 2e       	mov	r0, r17
  dc:	01 c0       	rjmp	.+2      	; 0xe0 <App_Init+0x4e>
  de:	88 0f       	add	r24, r24
  e0:	0a 94       	dec	r0
  e2:	ea f7       	brpl	.-6      	; 0xde <App_Init+0x4c>
  e4:	8b 87       	std	Y+11, r24	; 0x0b
  e6:	82 e0       	ldi	r24, 0x02	; 2
  e8:	8c 87       	std	Y+12, r24	; 0x0c
	   MCAL_IO_Init(IOA, &pinConf);
  ea:	be 01       	movw	r22, r28
  ec:	65 5f       	subi	r22, 0xF5	; 245
  ee:	7f 4f       	sbci	r23, 0xFF	; 255
  f0:	89 e3       	ldi	r24, 0x39	; 57
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
   SPI_Config.Ptr_ISR_Func = 0;

   MCAL_SPI_Init(SPI_PORT, &SPI_Config);
   MCAL_SPI_IO_Set_Pins(SPI_PORT);

   for(uint8_t i=0;i<8;i++){
  f8:	1f 5f       	subi	r17, 0xFF	; 255
  fa:	18 30       	cpi	r17, 0x08	; 8
  fc:	68 f3       	brcs	.-38     	; 0xd8 <App_Init+0x46>
	   IO_Configure_Pin_t pinConf = {1<<i, output_Low};
	   MCAL_IO_Init(IOA, &pinConf);
   }
}
  fe:	2c 96       	adiw	r28, 0x0c	; 12
 100:	0f b6       	in	r0, 0x3f	; 63
 102:	f8 94       	cli
 104:	de bf       	out	0x3e, r29	; 62
 106:	0f be       	out	0x3f, r0	; 63
 108:	cd bf       	out	0x3d, r28	; 61
 10a:	df 91       	pop	r29
 10c:	cf 91       	pop	r28
 10e:	1f 91       	pop	r17
 110:	08 95       	ret

00000112 <App_Run>:

/* ================= App Main Loop ================= */
void App_Run(void)
{
        received = MCAL_SPI_SendReceive(SPI_PORT, 0x00);
 112:	60 e0       	ldi	r22, 0x00	; 0
 114:	86 e3       	ldi	r24, 0x36	; 54
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	0e 94 a7 01 	call	0x34e	; 0x34e <MCAL_SPI_SendReceive>
 11c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
        MCAL_IO_WritePort(IOA, received);
 120:	68 2f       	mov	r22, r24
 122:	89 e3       	ldi	r24, 0x39	; 57
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	0e 94 4e 01 	call	0x29c	; 0x29c <MCAL_IO_WritePort>
 12a:	08 95       	ret

0000012c <main>:
/* For  Atmega32 Simulation */ 
int main(void) {
	


   App_Init();
 12c:	0e 94 49 00 	call	0x92	; 0x92 <App_Init>


	while (1) {
			

		 App_Run();
 130:	0e 94 89 00 	call	0x112	; 0x112 <App_Run>
 134:	fd cf       	rjmp	.-6      	; 0x130 <main+0x4>

00000136 <__vector_1>:


// ISRs
// ISRs
void __vector_1(void) __attribute__((signal, used)); // INT0
void __vector_1(void) {
 136:	1f 92       	push	r1
 138:	0f 92       	push	r0
 13a:	0f b6       	in	r0, 0x3f	; 63
 13c:	0f 92       	push	r0
 13e:	11 24       	eor	r1, r1
 140:	2f 93       	push	r18
 142:	3f 93       	push	r19
 144:	4f 93       	push	r20
 146:	5f 93       	push	r21
 148:	6f 93       	push	r22
 14a:	7f 93       	push	r23
 14c:	8f 93       	push	r24
 14e:	9f 93       	push	r25
 150:	af 93       	push	r26
 152:	bf 93       	push	r27
 154:	ef 93       	push	r30
 156:	ff 93       	push	r31
	
	 /*if (GP_IRQ_FUNC_CALLBACK[0])*/
	  GP_IRQ_FUNC_CALLBACK[0](); 
 158:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <GP_IRQ_FUNC_CALLBACK>
 15c:	f0 91 62 00 	lds	r31, 0x0062	; 0x800062 <GP_IRQ_FUNC_CALLBACK+0x1>
 160:	09 95       	icall
	 }
 162:	ff 91       	pop	r31
 164:	ef 91       	pop	r30
 166:	bf 91       	pop	r27
 168:	af 91       	pop	r26
 16a:	9f 91       	pop	r25
 16c:	8f 91       	pop	r24
 16e:	7f 91       	pop	r23
 170:	6f 91       	pop	r22
 172:	5f 91       	pop	r21
 174:	4f 91       	pop	r20
 176:	3f 91       	pop	r19
 178:	2f 91       	pop	r18
 17a:	0f 90       	pop	r0
 17c:	0f be       	out	0x3f, r0	; 63
 17e:	0f 90       	pop	r0
 180:	1f 90       	pop	r1
 182:	18 95       	reti

00000184 <__vector_2>:

void __vector_2(void) __attribute__((signal, used)); // INT1
void __vector_2(void) { 
 184:	1f 92       	push	r1
 186:	0f 92       	push	r0
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	0f 92       	push	r0
 18c:	11 24       	eor	r1, r1
 18e:	2f 93       	push	r18
 190:	3f 93       	push	r19
 192:	4f 93       	push	r20
 194:	5f 93       	push	r21
 196:	6f 93       	push	r22
 198:	7f 93       	push	r23
 19a:	8f 93       	push	r24
 19c:	9f 93       	push	r25
 19e:	af 93       	push	r26
 1a0:	bf 93       	push	r27
 1a2:	ef 93       	push	r30
 1a4:	ff 93       	push	r31
	/*if (GP_IRQ_FUNC_CALLBACK[1])*/
	 GP_IRQ_FUNC_CALLBACK[1](); 
 1a6:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <GP_IRQ_FUNC_CALLBACK+0x2>
 1aa:	f0 91 64 00 	lds	r31, 0x0064	; 0x800064 <GP_IRQ_FUNC_CALLBACK+0x3>
 1ae:	09 95       	icall
	}
 1b0:	ff 91       	pop	r31
 1b2:	ef 91       	pop	r30
 1b4:	bf 91       	pop	r27
 1b6:	af 91       	pop	r26
 1b8:	9f 91       	pop	r25
 1ba:	8f 91       	pop	r24
 1bc:	7f 91       	pop	r23
 1be:	6f 91       	pop	r22
 1c0:	5f 91       	pop	r21
 1c2:	4f 91       	pop	r20
 1c4:	3f 91       	pop	r19
 1c6:	2f 91       	pop	r18
 1c8:	0f 90       	pop	r0
 1ca:	0f be       	out	0x3f, r0	; 63
 1cc:	0f 90       	pop	r0
 1ce:	1f 90       	pop	r1
 1d0:	18 95       	reti

000001d2 <__vector_3>:

void __vector_3(void) __attribute__((signal, used)); // INT2
void __vector_3(void) { 
 1d2:	1f 92       	push	r1
 1d4:	0f 92       	push	r0
 1d6:	0f b6       	in	r0, 0x3f	; 63
 1d8:	0f 92       	push	r0
 1da:	11 24       	eor	r1, r1
 1dc:	2f 93       	push	r18
 1de:	3f 93       	push	r19
 1e0:	4f 93       	push	r20
 1e2:	5f 93       	push	r21
 1e4:	6f 93       	push	r22
 1e6:	7f 93       	push	r23
 1e8:	8f 93       	push	r24
 1ea:	9f 93       	push	r25
 1ec:	af 93       	push	r26
 1ee:	bf 93       	push	r27
 1f0:	ef 93       	push	r30
 1f2:	ff 93       	push	r31
	/*if (GP_IRQ_FUNC_CALLBACK[2])*/
	 GP_IRQ_FUNC_CALLBACK[2](); 
 1f4:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <GP_IRQ_FUNC_CALLBACK+0x4>
 1f8:	f0 91 66 00 	lds	r31, 0x0066	; 0x800066 <GP_IRQ_FUNC_CALLBACK+0x5>
 1fc:	09 95       	icall
 1fe:	ff 91       	pop	r31
 200:	ef 91       	pop	r30
 202:	bf 91       	pop	r27
 204:	af 91       	pop	r26
 206:	9f 91       	pop	r25
 208:	8f 91       	pop	r24
 20a:	7f 91       	pop	r23
 20c:	6f 91       	pop	r22
 20e:	5f 91       	pop	r21
 210:	4f 91       	pop	r20
 212:	3f 91       	pop	r19
 214:	2f 91       	pop	r18
 216:	0f 90       	pop	r0
 218:	0f be       	out	0x3f, r0	; 63
 21a:	0f 90       	pop	r0
 21c:	1f 90       	pop	r1
 21e:	18 95       	reti

00000220 <MCAL_IO_Init>:
 * @retval 				-the input port VALUE
 * Note					-none
 */
uint8_t MCAL_IO_ReadPort(IOx_t *IOx){
	return IOx->PIN;  // return value on pin from pin0 to pin7 
}
 220:	fc 01       	movw	r30, r24
 222:	db 01       	movw	r26, r22
 224:	11 96       	adiw	r26, 0x01	; 1
 226:	8c 91       	ld	r24, X
 228:	11 97       	sbiw	r26, 0x01	; 1
 22a:	81 11       	cpse	r24, r1
 22c:	0b c0       	rjmp	.+22     	; 0x244 <MCAL_IO_Init+0x24>
 22e:	91 81       	ldd	r25, Z+1	; 0x01
 230:	8c 91       	ld	r24, X
 232:	80 95       	com	r24
 234:	89 23       	and	r24, r25
 236:	81 83       	std	Z+1, r24	; 0x01
 238:	92 81       	ldd	r25, Z+2	; 0x02
 23a:	8c 91       	ld	r24, X
 23c:	80 95       	com	r24
 23e:	89 23       	and	r24, r25
 240:	82 83       	std	Z+2, r24	; 0x02
 242:	08 95       	ret
 244:	81 30       	cpi	r24, 0x01	; 1
 246:	51 f4       	brne	.+20     	; 0x25c <MCAL_IO_Init+0x3c>
 248:	91 81       	ldd	r25, Z+1	; 0x01
 24a:	8c 91       	ld	r24, X
 24c:	80 95       	com	r24
 24e:	89 23       	and	r24, r25
 250:	81 83       	std	Z+1, r24	; 0x01
 252:	92 81       	ldd	r25, Z+2	; 0x02
 254:	8c 91       	ld	r24, X
 256:	89 2b       	or	r24, r25
 258:	82 83       	std	Z+2, r24	; 0x02
 25a:	08 95       	ret
 25c:	91 81       	ldd	r25, Z+1	; 0x01
 25e:	8c 91       	ld	r24, X
 260:	89 2b       	or	r24, r25
 262:	81 83       	std	Z+1, r24	; 0x01
 264:	11 96       	adiw	r26, 0x01	; 1
 266:	8c 91       	ld	r24, X
 268:	11 97       	sbiw	r26, 0x01	; 1
 26a:	83 30       	cpi	r24, 0x03	; 3
 26c:	29 f4       	brne	.+10     	; 0x278 <MCAL_IO_Init+0x58>
 26e:	92 81       	ldd	r25, Z+2	; 0x02
 270:	8c 91       	ld	r24, X
 272:	89 2b       	or	r24, r25
 274:	82 83       	std	Z+2, r24	; 0x02
 276:	08 95       	ret
 278:	92 81       	ldd	r25, Z+2	; 0x02
 27a:	8c 91       	ld	r24, X
 27c:	80 95       	com	r24
 27e:	89 23       	and	r24, r25
 280:	82 83       	std	Z+2, r24	; 0x02
 282:	08 95       	ret

00000284 <MCAL_IO_WritePin>:
 *@param [in] 			-PinNumber:  specifies the port bit to read. Set by @ref IO_PINS_define
 *@param [in] 			-Value: Value
 *@retval 				-none
 * Note					-none
 */
void MCAL_IO_WritePin(IOx_t *IOx, uint8_t PinNumber, uint8_t Value){
 284:	fc 01       	movw	r30, r24
	if(Value == SET_PIN){        //user will send 1 or 0 on  bit we should take this value and put it in port register 
 286:	41 30       	cpi	r20, 0x01	; 1
 288:	21 f4       	brne	.+8      	; 0x292 <MCAL_IO_WritePin+0xe>
		IOx->PORT |= PinNumber;
 28a:	82 81       	ldd	r24, Z+2	; 0x02
 28c:	68 2b       	or	r22, r24
 28e:	62 83       	std	Z+2, r22	; 0x02
 290:	08 95       	ret
		} else {
		IOx->PORT &= ~PinNumber;
 292:	92 81       	ldd	r25, Z+2	; 0x02
 294:	60 95       	com	r22
 296:	69 23       	and	r22, r25
 298:	62 83       	std	Z+2, r22	; 0x02
 29a:	08 95       	ret

0000029c <MCAL_IO_WritePort>:
 * @param [in] 			-IOx: where x is a Port and it can be (A,B,C,D ) to select the IO peripheral
 * @retval 				-none
 * Note					-none
 */
void MCAL_IO_WritePort(IOx_t *IOx , uint8_t Value){
	IOx->PORT = (uint8_t) Value ; 
 29c:	fc 01       	movw	r30, r24
 29e:	62 83       	std	Z+2, r22	; 0x02
 2a0:	08 95       	ret

000002a2 <MCAL_SPI_DeInit>:
			SPI_Callback = SPI_Config->Ptr_ISR_Func;
		}
			
}

void MCAL_SPI_DeInit(SPI_t *SPIx){
 2a2:	fc 01       	movw	r30, r24
	
	SPIx->SPCR = 0x00 ;
 2a4:	10 82       	st	Z, r1
	SPIx->SPSR &= ~(1<<0) ;	
 2a6:	81 81       	ldd	r24, Z+1	; 0x01
 2a8:	8e 7f       	andi	r24, 0xFE	; 254
 2aa:	81 83       	std	Z+1, r24	; 0x01
 2ac:	08 95       	ret

000002ae <MCAL_SPI_Init>:

#include "SPI.h"

void (*SPI_Callback)(void);

void MCAL_SPI_Init(SPI_t *SPIx, SPI_Config_t *SPI_Config){
 2ae:	0f 93       	push	r16
 2b0:	1f 93       	push	r17
 2b2:	cf 93       	push	r28
 2b4:	df 93       	push	r29
 2b6:	ec 01       	movw	r28, r24
 2b8:	8b 01       	movw	r16, r22

		

		MCAL_SPI_DeInit(SPIx);
 2ba:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MCAL_SPI_DeInit>
		
		
		// • Bit 6 – SPE: SPI Enable
		//When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.
		SPIx->SPCR |= (1 << 6) ;
 2be:	88 81       	ld	r24, Y
 2c0:	80 64       	ori	r24, 0x40	; 64
 2c2:	88 83       	st	Y, r24
		
		//• Bit 4 – MSTR: Master/Slave Select
	    //This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. 
	    //If SS is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. 
		//The user will then have to set MSTR to re-enable SPI Master mode.
	if(SPI_Config->SPI_Mode == SPI_Master){
 2c4:	f8 01       	movw	r30, r16
 2c6:	80 81       	ld	r24, Z
 2c8:	80 31       	cpi	r24, 0x10	; 16
 2ca:	19 f4       	brne	.+6      	; 0x2d2 <MCAL_SPI_Init+0x24>
		SPIx->SPCR |= SPI_Master ;
 2cc:	88 81       	ld	r24, Y
 2ce:	80 61       	ori	r24, 0x10	; 16
 2d0:	88 83       	st	Y, r24
		
		//• Bit 5 – DORD: Data Order
		//When the DORD bit is written to one, the LSB of the data word is transmitted first.
		//When the DORD bit is written to zero, the MSB of the data word is transmitted first
		
	if(SPI_Config->Data_Order ==  LSB ){
 2d2:	f8 01       	movw	r30, r16
 2d4:	81 81       	ldd	r24, Z+1	; 0x01
 2d6:	80 32       	cpi	r24, 0x20	; 32
 2d8:	19 f4       	brne	.+6      	; 0x2e0 <MCAL_SPI_Init+0x32>
		SPIx->SPCR |= LSB ;
 2da:	88 81       	ld	r24, Y
 2dc:	80 62       	ori	r24, 0x20	; 32
 2de:	88 83       	st	Y, r24
	
		//• Bit 3 – CPOL: Clock Polarity
		//	CPOL	Leading Edge	Trailing Edge
		//	0		Rising			Falling
		//	1		Falling			Rising
	SPIx->SPCR &= ~(1 << 3);
 2e0:	88 81       	ld	r24, Y
 2e2:	87 7f       	andi	r24, 0xF7	; 247
 2e4:	88 83       	st	Y, r24
	SPIx->SPCR |= SPI_Config->Clock_Polarity;
 2e6:	98 81       	ld	r25, Y
 2e8:	f8 01       	movw	r30, r16
 2ea:	82 81       	ldd	r24, Z+2	; 0x02
 2ec:	89 2b       	or	r24, r25
 2ee:	88 83       	st	Y, r24

		//• Bit 2 – CPHA: Clock Phase
		//CPHA    Leading Edge     Trailing Edge
		//  0     Sample		   Setup
		//  1     Setup			   Sample
	SPIx->SPCR &= ~(1 << 2);
 2f0:	88 81       	ld	r24, Y
 2f2:	8b 7f       	andi	r24, 0xFB	; 251
 2f4:	88 83       	st	Y, r24
	SPIx->SPCR |= SPI_Config->Clock_Phase;
 2f6:	98 81       	ld	r25, Y
 2f8:	84 81       	ldd	r24, Z+4	; 0x04
 2fa:	89 2b       	or	r24, r25
 2fc:	88 83       	st	Y, r24
				//1		 0	   0	 fosc/2
				//1		 0	   1	 fosc/8
				//1		 1	   0	 fosc/32
				//1		 1	   1	 fosc/64
				
			if (SPI_Config->Speed == SPI_Speed_Double)
 2fe:	86 81       	ldd	r24, Z+6	; 0x06
 300:	81 30       	cpi	r24, 0x01	; 1
 302:	41 f4       	brne	.+16     	; 0x314 <MCAL_SPI_Init+0x66>
			{
				SPIx->SPSR |= (1 << 0);   // SPI2X = 1
 304:	89 81       	ldd	r24, Y+1	; 0x01
 306:	81 60       	ori	r24, 0x01	; 1
 308:	89 83       	std	Y+1, r24	; 0x01
				SPIx->SPCR |= SPI_Config->Clock_Rate;
 30a:	98 81       	ld	r25, Y
 30c:	85 81       	ldd	r24, Z+5	; 0x05
 30e:	89 2b       	or	r24, r25
 310:	88 83       	st	Y, r24
 312:	08 c0       	rjmp	.+16     	; 0x324 <MCAL_SPI_Init+0x76>
			}
			else
			{
				SPIx->SPSR &= ~(1 << 0);  // SPI2X = 0
 314:	89 81       	ldd	r24, Y+1	; 0x01
 316:	8e 7f       	andi	r24, 0xFE	; 254
 318:	89 83       	std	Y+1, r24	; 0x01
				SPIx->SPCR |= SPI_Config->Clock_Rate;
 31a:	98 81       	ld	r25, Y
 31c:	f8 01       	movw	r30, r16
 31e:	85 81       	ldd	r24, Z+5	; 0x05
 320:	89 2b       	or	r24, r25
 322:	88 83       	st	Y, r24
		

		//• Bit 7 – SPIE: SPI Interrupt Enable
		//This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if
		//the global interrupt enable bit in SREG is set.
		if (SPI_Config->IRQ_Enable)
 324:	f8 01       	movw	r30, r16
 326:	87 81       	ldd	r24, Z+7	; 0x07
 328:	88 23       	and	r24, r24
 32a:	61 f0       	breq	.+24     	; 0x344 <MCAL_SPI_Init+0x96>
		{
			SPIx->SPCR |= SPI_IRQ_Enable ;
 32c:	88 81       	ld	r24, Y
 32e:	80 68       	ori	r24, 0x80	; 128
 330:	88 83       	st	Y, r24
			SREG |= (1 << 7);   // GIE 
 332:	8f b7       	in	r24, 0x3f	; 63
 334:	80 68       	ori	r24, 0x80	; 128
 336:	8f bf       	out	0x3f, r24	; 63
			SPI_Callback = SPI_Config->Ptr_ISR_Func;
 338:	80 85       	ldd	r24, Z+8	; 0x08
 33a:	91 85       	ldd	r25, Z+9	; 0x09
 33c:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <SPI_Callback+0x1>
 340:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <SPI_Callback>
		}
			
}
 344:	df 91       	pop	r29
 346:	cf 91       	pop	r28
 348:	1f 91       	pop	r17
 34a:	0f 91       	pop	r16
 34c:	08 95       	ret

0000034e <MCAL_SPI_SendReceive>:
	SPIx->SPSR &= ~(1<<0) ;	
}



uint8_t MCAL_SPI_SendReceive(SPI_t *SPIx, uint8_t data) {
 34e:	fc 01       	movw	r30, r24
	// Put data into buffer
	SPIx->SPDR = data;
 350:	62 83       	std	Z+2, r22	; 0x02
	// Wait for transmission complete (SPIF bit in SPSR)
	while (!(SPIx->SPSR & (1 << 7)));
 352:	91 81       	ldd	r25, Z+1	; 0x01
 354:	99 23       	and	r25, r25
 356:	ec f7       	brge	.-6      	; 0x352 <MCAL_SPI_SendReceive+0x4>
	// Return received data
	return SPIx->SPDR;
 358:	82 81       	ldd	r24, Z+2	; 0x02
}
 35a:	08 95       	ret

0000035c <MCAL_SPI_IO_Set_Pins>:


void MCAL_SPI_IO_Set_Pins(SPI_t *SPIx ){
 35c:	1f 93       	push	r17
 35e:	cf 93       	push	r28
 360:	df 93       	push	r29
 362:	00 d0       	rcall	.+0      	; 0x364 <MCAL_SPI_IO_Set_Pins+0x8>
 364:	cd b7       	in	r28, 0x3d	; 61
 366:	de b7       	in	r29, 0x3e	; 62
	IO_Configure_Pin_t PinNumber_Configuration ;
	
	if(SPIx->SPCR & (1<<4) )
 368:	fc 01       	movw	r30, r24
 36a:	80 81       	ld	r24, Z
 36c:	84 ff       	sbrs	r24, 4
 36e:	30 c0       	rjmp	.+96     	; 0x3d0 <MCAL_SPI_IO_Set_Pins+0x74>
	{
		PinNumber_Configuration.IO_Pin_Number =  SS ;
 370:	80 e1       	ldi	r24, 0x10	; 16
 372:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight ; 
 374:	13 e0       	ldi	r17, 0x03	; 3
 376:	1a 83       	std	Y+2, r17	; 0x02
		MCAL_IO_WritePin(SPI_PORT, SS, SET_PIN);  // Master idle HIGH
 378:	41 e0       	ldi	r20, 0x01	; 1
 37a:	60 e1       	ldi	r22, 0x10	; 16
 37c:	86 e3       	ldi	r24, 0x36	; 54
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	0e 94 42 01 	call	0x284	; 0x284 <MCAL_IO_WritePin>

		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 384:	be 01       	movw	r22, r28
 386:	6f 5f       	subi	r22, 0xFF	; 255
 388:	7f 4f       	sbci	r23, 0xFF	; 255
 38a:	86 e3       	ldi	r24, 0x36	; 54
 38c:	90 e0       	ldi	r25, 0x00	; 0
 38e:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MOSI ;
 392:	80 e2       	ldi	r24, 0x20	; 32
 394:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = 	output_Hight ;
 396:	1a 83       	std	Y+2, r17	; 0x02
		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 398:	be 01       	movw	r22, r28
 39a:	6f 5f       	subi	r22, 0xFF	; 255
 39c:	7f 4f       	sbci	r23, 0xFF	; 255
 39e:	86 e3       	ldi	r24, 0x36	; 54
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MISO ;
 3a6:	80 e4       	ldi	r24, 0x40	; 64
 3a8:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode =  input_without_pull_up ;
 3aa:	1a 82       	std	Y+2, r1	; 0x02
			
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 3ac:	be 01       	movw	r22, r28
 3ae:	6f 5f       	subi	r22, 0xFF	; 255
 3b0:	7f 4f       	sbci	r23, 0xFF	; 255
 3b2:	86 e3       	ldi	r24, 0x36	; 54
 3b4:	90 e0       	ldi	r25, 0x00	; 0
 3b6:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
			
		PinNumber_Configuration.IO_Pin_Number =  SCLK ;
 3ba:	80 e8       	ldi	r24, 0x80	; 128
 3bc:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight;
 3be:	1a 83       	std	Y+2, r17	; 0x02
		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 3c0:	be 01       	movw	r22, r28
 3c2:	6f 5f       	subi	r22, 0xFF	; 255
 3c4:	7f 4f       	sbci	r23, 0xFF	; 255
 3c6:	86 e3       	ldi	r24, 0x36	; 54
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
 3ce:	29 c0       	rjmp	.+82     	; 0x422 <__EEPROM_REGION_LENGTH__+0x22>
	}else{
		PinNumber_Configuration.IO_Pin_Number =  SS ;
 3d0:	80 e1       	ldi	r24, 0x10	; 16
 3d2:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode =input_without_pull_up ;
 3d4:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 3d6:	be 01       	movw	r22, r28
 3d8:	6f 5f       	subi	r22, 0xFF	; 255
 3da:	7f 4f       	sbci	r23, 0xFF	; 255
 3dc:	86 e3       	ldi	r24, 0x36	; 54
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>

		PinNumber_Configuration.IO_Pin_Number =  MOSI ;
 3e4:	80 e2       	ldi	r24, 0x20	; 32
 3e6:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = 	input_without_pull_up ;
 3e8:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 3ea:	be 01       	movw	r22, r28
 3ec:	6f 5f       	subi	r22, 0xFF	; 255
 3ee:	7f 4f       	sbci	r23, 0xFF	; 255
 3f0:	86 e3       	ldi	r24, 0x36	; 54
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MISO ;
 3f8:	80 e4       	ldi	r24, 0x40	; 64
 3fa:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight ;
 3fc:	83 e0       	ldi	r24, 0x03	; 3
 3fe:	8a 83       	std	Y+2, r24	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 400:	be 01       	movw	r22, r28
 402:	6f 5f       	subi	r22, 0xFF	; 255
 404:	7f 4f       	sbci	r23, 0xFF	; 255
 406:	86 e3       	ldi	r24, 0x36	; 54
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
				
		PinNumber_Configuration.IO_Pin_Number =  SCLK ;
 40e:	80 e8       	ldi	r24, 0x80	; 128
 410:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = input_without_pull_up;
 412:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 414:	be 01       	movw	r22, r28
 416:	6f 5f       	subi	r22, 0xFF	; 255
 418:	7f 4f       	sbci	r23, 0xFF	; 255
 41a:	86 e3       	ldi	r24, 0x36	; 54
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	0e 94 10 01 	call	0x220	; 0x220 <MCAL_IO_Init>
	}	
}
 422:	0f 90       	pop	r0
 424:	0f 90       	pop	r0
 426:	df 91       	pop	r29
 428:	cf 91       	pop	r28
 42a:	1f 91       	pop	r17
 42c:	08 95       	ret

0000042e <_exit>:
 42e:	f8 94       	cli

00000430 <__stop_program>:
 430:	ff cf       	rjmp	.-2      	; 0x430 <__stop_program>
