# Basic RISC-V CPU micro-architecture
## 1) Introduction to Simple RISC-V Micro-architecture
### L1. Micro-architecture of Single Cycle RISC-V CPU
### L2. Starting Point Code for RISC-V Labs Part-1
  ![Screenshot 2025-04-30 200626](https://github.com/user-attachments/assets/b84c2f25-345d-4b1e-aa99-fa69515795e2)

### L3. Starting Point Code for RISC-V Labs Part-2
  ![Screenshot 2025-04-30 202601](https://github.com/user-attachments/assets/f99b6630-9de5-4c92-bd60-ce3d3b379242)
  ![Screenshot 2025-04-30 202841](https://github.com/user-attachments/assets/ab48a300-300d-48af-b9bf-e6930dc49087)

-----

## 2) Fetch and decode
### L1. Implementation Plan and Lab for PC
   ![Screenshot 2025-04-30 215054](https://github.com/user-attachments/assets/cbf186d6-09e4-40d2-bc05-6d05e295b171)

### L2. Lab For Instruction Fetch Logic
  ![Screenshot 2025-04-30 215655](https://github.com/user-attachments/assets/6f8c3e50-63b4-477b-a37a-1355e68154a6)

### L3_Lab For RV Instruction Types IRSBJU Decode Logic
  ![Screenshot 2025-04-30 220540](https://github.com/user-attachments/assets/1239826f-5f29-47fa-9424-d68379726117)

### L4_Lab For Instruction Immediate Decode Logic For RV-ISBUJ
  ![Screenshot 2025-04-30 220907](https://github.com/user-attachments/assets/a6af20ca-91a3-4e2e-82c9-457a11ae0e60)

### L5_Lab To Decode other Fields of Instructions For RV-ISBUJ
  ![Screenshot 2025-04-30 221231](https://github.com/user-attachments/assets/95898485-b829-44e9-a515-ba62e317f3fd)

### L6_Lab To Decode Instruction Field Based on Instr Type RV-ISBUJ
  ![Screenshot 2025-04-30 222034](https://github.com/user-attachments/assets/01c024c7-6113-48b8-82eb-2fef429a7073)

### L7_Lab To Decode Individual Instruction
  ![Screenshot 2025-04-30 222403](https://github.com/user-attachments/assets/a31859d7-cb58-428c-855d-18a5cb622ceb)

-----

## 3) RISC-V control logic
### L1 & L2. Lab For Register File Read Part 1 & 2 (USE UPDATED SHELL CODE)
  ![Screenshot 2025-04-30 223348](https://github.com/user-attachments/assets/e2e1cb10-2089-4b7f-8b14-5594fd655eeb)

### L3. Lab For ALU Operations For add/add
  ![Screenshot 2025-04-30 224003](https://github.com/user-attachments/assets/864bd744-c944-41ba-8c03-0458bdd35259)

### L4. Lab For Register File Write
### L5. Concept of Array And Register File Details
### L6 & L7. Lab For Implementing Branch Instructions & Completing Branch Instruction Implementation
  ![Screenshot 2025-04-30 223818](https://github.com/user-attachments/assets/c4c8c519-d6f5-4953-90ef-877637d6acbe)

### L8. Lab To Create Simple Testbench
  ![Screenshot 2025-04-30 224419](https://github.com/user-attachments/assets/8274916b-d1f8-4f02-8273-cbd297cb7dd7)





