// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition"

// DATE "11/12/2022 17:43:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopG (
	SW,
	KEY,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX2,
	HEX4,
	HEX5);
input 	[9:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX2;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \u0|C0|current_state~15_combout ;
wire \u0|C0|current_state.S_LOAD~q ;
wire \u0|C0|current_state~16_combout ;
wire \u0|C0|current_state.S_LOAD_WAIT~q ;
wire \u0|C0|current_state~20_combout ;
wire \u0|C0|current_state.S_CYCLE_1~q ;
wire \u0|C0|current_state~19_combout ;
wire \u0|C0|current_state.S_CYCLE_2~q ;
wire \u0|C0|current_state~18_combout ;
wire \u0|C0|current_state.S_CYCLE_3~q ;
wire \u0|C0|current_state~17_combout ;
wire \u0|C0|current_state.S_CYCLE_4~q ;
wire \u0|C0|Selector1~0_combout ;
wire \u0|C0|current_state.S_DISPLAY~feeder_combout ;
wire \u0|C0|current_state.S_DISPLAY~q ;
wire \u0|C0|WideOr0~0_combout ;
wire \u0|D0|divisor[0]~feeder_combout ;
wire \SW[0]~input_o ;
wire \u0|D0|Add0~1_wirecell_combout ;
wire \u0|D0|dividend[3]~feeder_combout ;
wire \SW[7]~input_o ;
wire \u0|D0|Add0~22_cout ;
wire \u0|D0|Add0~13_sumout ;
wire \u0|D0|Add1~14_sumout ;
wire \u0|D0|a[1]~1_combout ;
wire \u0|D0|divisor[1]~feeder_combout ;
wire \SW[1]~input_o ;
wire \u0|D0|test_a~4_combout ;
wire \u0|D0|Add0~14 ;
wire \u0|D0|Add0~5_sumout ;
wire \u0|D0|Add1~15 ;
wire \u0|D0|Add1~6_sumout ;
wire \u0|D0|divisor[2]~feeder_combout ;
wire \SW[2]~input_o ;
wire \u0|D0|test_a~0_combout ;
wire \u0|D0|Add0~6 ;
wire \u0|D0|Add0~9_sumout ;
wire \u0|D0|Add1~7 ;
wire \u0|D0|Add1~10_sumout ;
wire \u0|D0|divisor[3]~feeder_combout ;
wire \SW[3]~input_o ;
wire \u0|D0|test_a~2_combout ;
wire \u0|D0|Add0~10 ;
wire \u0|D0|Add0~17_sumout ;
wire \u0|D0|Add1~11 ;
wire \u0|D0|Add1~18_sumout ;
wire \u0|D0|test_a~6_combout ;
wire \u0|D0|divisor~0_combout ;
wire \u0|D0|Add0~18 ;
wire \u0|D0|Add0~1_sumout ;
wire \u0|D0|dividend[0]~feeder_combout ;
wire \SW[4]~input_o ;
wire \u0|D0|Quotient~0_combout ;
wire \u0|D0|Quotient[0]~1_combout ;
wire \u0|D0|dividend[1]~feeder_combout ;
wire \SW[5]~input_o ;
wire \u0|D0|Quotient~2_combout ;
wire \u0|D0|dividend[2]~feeder_combout ;
wire \SW[6]~input_o ;
wire \u0|D0|Quotient~3_combout ;
wire \u0|D0|test_dividend[3]~0_combout ;
wire \divisor|display~0_combout ;
wire \divisor|display~1_combout ;
wire \divisor|display~2_combout ;
wire \divisor|display~3_combout ;
wire \divisor|display~4_combout ;
wire \divisor|display~5_combout ;
wire \divisor|display~6_combout ;
wire \dividend|display~0_combout ;
wire \dividend|display~1_combout ;
wire \dividend|display~2_combout ;
wire \dividend|display~3_combout ;
wire \dividend|display~4_combout ;
wire \dividend|display~5_combout ;
wire \dividend|display~6_combout ;
wire \quotient|display~0_combout ;
wire \quotient|display~1_combout ;
wire \quotient|display~2_combout ;
wire \quotient|display~3_combout ;
wire \quotient|display~4_combout ;
wire \quotient|display~5_combout ;
wire \quotient|display~6_combout ;
wire \u0|D0|test_a[2]~3_combout ;
wire \u0|D0|test_a[1]~1_combout ;
wire \u0|D0|test_a[0]~5_combout ;
wire \u0|D0|test_a[3]~7_combout ;
wire \remainder|display~0_combout ;
wire \remainder|display~1_combout ;
wire \remainder|display~2_combout ;
wire \remainder|display~3_combout ;
wire \remainder|display~4_combout ;
wire \remainder|display~5_combout ;
wire \remainder|display~6_combout ;
wire [4:0] \u0|D0|test_divisor ;
wire [4:0] \u0|D0|divisor ;
wire [4:0] \u0|D0|a ;
wire [3:0] \u0|D0|dividend ;
wire [3:0] \u0|D0|Remainder ;
wire [3:0] \u0|D0|Quotient ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\u0|D0|Quotient [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\u0|D0|Quotient [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\u0|D0|Quotient [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\u0|D0|Quotient [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\u0|C0|current_state.S_DISPLAY~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\divisor|display~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\divisor|display~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\divisor|display~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\divisor|display~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\divisor|display~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\divisor|display~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\divisor|display~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dividend|display~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(!\dividend|display~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\dividend|display~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\dividend|display~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\dividend|display~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\dividend|display~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\dividend|display~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\quotient|display~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\quotient|display~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\quotient|display~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\quotient|display~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\quotient|display~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\quotient|display~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\quotient|display~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\remainder|display~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\remainder|display~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\remainder|display~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\remainder|display~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\remainder|display~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\remainder|display~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\remainder|display~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \u0|C0|current_state~15 (
// Equation(s):
// \u0|C0|current_state~15_combout  = (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\u0|C0|current_state.S_LOAD~q )))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\u0|C0|current_state.S_LOAD~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~15 .extended_lut = "off";
defparam \u0|C0|current_state~15 .lut_mask = 64'h2233223322332233;
defparam \u0|C0|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \u0|C0|current_state.S_LOAD (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_LOAD .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_LOAD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \u0|C0|current_state~16 (
// Equation(s):
// \u0|C0|current_state~16_combout  = ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((!\u0|C0|current_state.S_LOAD~q ) # ((\u0|C0|current_state.S_LOAD_WAIT~q ) # (\u0|C0|current_state.S_DISPLAY~q )))) ) )

	.dataa(!\u0|C0|current_state.S_LOAD~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~16 .extended_lut = "off";
defparam \u0|C0|current_state~16 .lut_mask = 64'h0B0F0B0F00000000;
defparam \u0|C0|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N17
dffeas \u0|C0|current_state.S_LOAD_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_LOAD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_LOAD_WAIT .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_LOAD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N27
cyclonev_lcell_comb \u0|C0|current_state~20 (
// Equation(s):
// \u0|C0|current_state~20_combout  = (\KEY[1]~input_o  & (\KEY[0]~input_o  & \u0|C0|current_state.S_LOAD_WAIT~q ))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~20 .extended_lut = "off";
defparam \u0|C0|current_state~20 .lut_mask = 64'h0101010101010101;
defparam \u0|C0|current_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N28
dffeas \u0|C0|current_state.S_CYCLE_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_CYCLE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_CYCLE_1 .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_CYCLE_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N21
cyclonev_lcell_comb \u0|C0|current_state~19 (
// Equation(s):
// \u0|C0|current_state~19_combout  = ( \u0|C0|current_state.S_CYCLE_1~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_CYCLE_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~19 .extended_lut = "off";
defparam \u0|C0|current_state~19 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|C0|current_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N22
dffeas \u0|C0|current_state.S_CYCLE_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_CYCLE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_CYCLE_2 .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_CYCLE_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \u0|C0|current_state~18 (
// Equation(s):
// \u0|C0|current_state~18_combout  = ( \u0|C0|current_state.S_CYCLE_2~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_CYCLE_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~18 .extended_lut = "off";
defparam \u0|C0|current_state~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|C0|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N31
dffeas \u0|C0|current_state.S_CYCLE_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_CYCLE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_CYCLE_3 .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_CYCLE_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N57
cyclonev_lcell_comb \u0|C0|current_state~17 (
// Equation(s):
// \u0|C0|current_state~17_combout  = ( \u0|C0|current_state.S_CYCLE_3~q  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_CYCLE_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~17 .extended_lut = "off";
defparam \u0|C0|current_state~17 .lut_mask = 64'h0000000055555555;
defparam \u0|C0|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N59
dffeas \u0|C0|current_state.S_CYCLE_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_CYCLE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_CYCLE_4 .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_CYCLE_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \u0|C0|Selector1~0 (
// Equation(s):
// \u0|C0|Selector1~0_combout  = ( \KEY[1]~input_o  & ( (\u0|C0|current_state.S_CYCLE_4~q ) # (\u0|C0|current_state.S_DISPLAY~q ) ) ) # ( !\KEY[1]~input_o  & ( \u0|C0|current_state.S_CYCLE_4~q  ) )

	.dataa(gnd),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|C0|current_state.S_CYCLE_4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|Selector1~0 .extended_lut = "off";
defparam \u0|C0|Selector1~0 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \u0|C0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N27
cyclonev_lcell_comb \u0|C0|current_state.S_DISPLAY~feeder (
// Equation(s):
// \u0|C0|current_state.S_DISPLAY~feeder_combout  = \u0|C0|Selector1~0_combout 

	.dataa(!\u0|C0|Selector1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state.S_DISPLAY~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state.S_DISPLAY~feeder .extended_lut = "off";
defparam \u0|C0|current_state.S_DISPLAY~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|C0|current_state.S_DISPLAY~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \u0|C0|current_state.S_DISPLAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state.S_DISPLAY~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.S_DISPLAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.S_DISPLAY .is_wysiwyg = "true";
defparam \u0|C0|current_state.S_DISPLAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \u0|C0|WideOr0~0 (
// Equation(s):
// \u0|C0|WideOr0~0_combout  = ( \u0|C0|current_state.S_LOAD~q  & ( (\u0|C0|current_state.S_DISPLAY~q ) # (\u0|C0|current_state.S_LOAD_WAIT~q ) ) ) # ( !\u0|C0|current_state.S_LOAD~q  )

	.dataa(gnd),
	.datab(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datac(gnd),
	.datad(!\u0|C0|current_state.S_DISPLAY~q ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|WideOr0~0 .extended_lut = "off";
defparam \u0|C0|WideOr0~0 .lut_mask = 64'hFFFFFFFF33FF33FF;
defparam \u0|C0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N33
cyclonev_lcell_comb \u0|D0|divisor[0]~feeder (
// Equation(s):
// \u0|D0|divisor[0]~feeder_combout  = \u0|D0|test_divisor [0]

	.dataa(gnd),
	.datab(!\u0|D0|test_divisor [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|divisor[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|divisor[0]~feeder .extended_lut = "off";
defparam \u0|D0|divisor[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|D0|divisor[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N35
dffeas \u0|D0|divisor[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|divisor[0]~feeder_combout ),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|divisor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|divisor[0] .is_wysiwyg = "true";
defparam \u0|D0|divisor[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N51
cyclonev_lcell_comb \u0|D0|test_divisor[0] (
// Equation(s):
// \u0|D0|test_divisor [0] = ( \u0|D0|divisor [0] & ( (\u0|D0|test_divisor [0]) # (\u0|C0|WideOr0~0_combout ) ) ) # ( !\u0|D0|divisor [0] & ( (!\u0|C0|WideOr0~0_combout  & \u0|D0|test_divisor [0]) ) )

	.dataa(!\u0|C0|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|test_divisor [0]),
	.datae(gnd),
	.dataf(!\u0|D0|divisor [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_divisor [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_divisor[0] .extended_lut = "off";
defparam \u0|D0|test_divisor[0] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|D0|test_divisor[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \u0|D0|Add0~1_wirecell (
// Equation(s):
// \u0|D0|Add0~1_wirecell_combout  = ( !\u0|D0|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~1_wirecell .extended_lut = "off";
defparam \u0|D0|Add0~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|D0|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \u0|D0|dividend[3]~feeder (
// Equation(s):
// \u0|D0|dividend[3]~feeder_combout  = ( \u0|D0|Add0~1_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|dividend[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|dividend[3]~feeder .extended_lut = "off";
defparam \u0|D0|dividend[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|D0|dividend[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \u0|D0|dividend[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|dividend[3]~feeder_combout ),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|dividend [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|dividend[3] .is_wysiwyg = "true";
defparam \u0|D0|dividend[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \u0|D0|Add0~22 (
// Equation(s):
// \u0|D0|Add0~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u0|D0|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~22 .extended_lut = "off";
defparam \u0|D0|Add0~22 .lut_mask = 64'h000000000000FFFF;
defparam \u0|D0|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N33
cyclonev_lcell_comb \u0|D0|Add0~13 (
// Equation(s):
// \u0|D0|Add0~13_sumout  = SUM(( !\u0|D0|test_divisor [0] ) + ( (!\u0|C0|WideOr0~0_combout  & (!\u0|D0|Add0~1_sumout )) # (\u0|C0|WideOr0~0_combout  & ((\u0|D0|dividend [3]))) ) + ( \u0|D0|Add0~22_cout  ))
// \u0|D0|Add0~14  = CARRY(( !\u0|D0|test_divisor [0] ) + ( (!\u0|C0|WideOr0~0_combout  & (!\u0|D0|Add0~1_sumout )) # (\u0|C0|WideOr0~0_combout  & ((\u0|D0|dividend [3]))) ) + ( \u0|D0|Add0~22_cout  ))

	.dataa(!\u0|C0|WideOr0~0_combout ),
	.datab(!\u0|D0|Add0~1_sumout ),
	.datac(!\u0|D0|test_divisor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|dividend [3]),
	.datag(gnd),
	.cin(\u0|D0|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add0~13_sumout ),
	.cout(\u0|D0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~13 .extended_lut = "off";
defparam \u0|D0|Add0~13 .lut_mask = 64'h000077220000F0F0;
defparam \u0|D0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \u0|D0|Add1~14 (
// Equation(s):
// \u0|D0|Add1~14_sumout  = SUM(( \u0|D0|test_divisor [0] ) + ( \u0|D0|Add0~13_sumout  ) + ( !VCC ))
// \u0|D0|Add1~15  = CARRY(( \u0|D0|test_divisor [0] ) + ( \u0|D0|Add0~13_sumout  ) + ( !VCC ))

	.dataa(!\u0|D0|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|test_divisor [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add1~14_sumout ),
	.cout(\u0|D0|Add1~15 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add1~14 .extended_lut = "off";
defparam \u0|D0|Add1~14 .lut_mask = 64'h0000AAAA000000FF;
defparam \u0|D0|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N3
cyclonev_lcell_comb \u0|D0|a[1]~1 (
// Equation(s):
// \u0|D0|a[1]~1_combout  = (!\KEY[0]~input_o ) # (!\u0|C0|current_state.S_LOAD_WAIT~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|a[1]~1 .extended_lut = "off";
defparam \u0|D0|a[1]~1 .lut_mask = 64'hFFAAFFAAFFAAFFAA;
defparam \u0|D0|a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N2
dffeas \u0|D0|a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Add1~14_sumout ),
	.asdata(\u0|D0|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|C0|WideOr0~0_combout ),
	.sload(!\u0|D0|Add0~1_sumout ),
	.ena(\u0|D0|a[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|a[0] .is_wysiwyg = "true";
defparam \u0|D0|a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \u0|D0|divisor[1]~feeder (
// Equation(s):
// \u0|D0|divisor[1]~feeder_combout  = \u0|D0|test_divisor [1]

	.dataa(gnd),
	.datab(!\u0|D0|test_divisor [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|divisor[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|divisor[1]~feeder .extended_lut = "off";
defparam \u0|D0|divisor[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|D0|divisor[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \u0|D0|divisor[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|divisor[1]~feeder_combout ),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|divisor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|divisor[1] .is_wysiwyg = "true";
defparam \u0|D0|divisor[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \u0|D0|test_divisor[1] (
// Equation(s):
// \u0|D0|test_divisor [1] = ( \u0|D0|divisor [1] & ( (\u0|C0|WideOr0~0_combout ) # (\u0|D0|test_divisor [1]) ) ) # ( !\u0|D0|divisor [1] & ( (\u0|D0|test_divisor [1] & !\u0|C0|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|test_divisor [1]),
	.datad(!\u0|C0|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|D0|divisor [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_divisor [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_divisor[1] .extended_lut = "off";
defparam \u0|D0|test_divisor[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u0|D0|test_divisor[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \u0|D0|test_a~4 (
// Equation(s):
// \u0|D0|test_a~4_combout  = ( \u0|D0|Add0~13_sumout  & ( (!\u0|D0|Add0~1_sumout ) # (\u0|D0|Add1~14_sumout ) ) ) # ( !\u0|D0|Add0~13_sumout  & ( (\u0|D0|Add0~1_sumout  & \u0|D0|Add1~14_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~1_sumout ),
	.datad(!\u0|D0|Add1~14_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a~4 .extended_lut = "off";
defparam \u0|D0|test_a~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|D0|test_a~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \u0|D0|Add0~5 (
// Equation(s):
// \u0|D0|Add0~5_sumout  = SUM(( !\u0|D0|test_divisor [1] ) + ( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~4_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [0])) ) + ( \u0|D0|Add0~14  ))
// \u0|D0|Add0~6  = CARRY(( !\u0|D0|test_divisor [1] ) + ( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~4_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [0])) ) + ( \u0|D0|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|C0|WideOr0~0_combout ),
	.datac(!\u0|D0|a [0]),
	.datad(!\u0|D0|test_divisor [1]),
	.datae(gnd),
	.dataf(!\u0|D0|test_a~4_combout ),
	.datag(gnd),
	.cin(\u0|D0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add0~5_sumout ),
	.cout(\u0|D0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~5 .extended_lut = "off";
defparam \u0|D0|Add0~5 .lut_mask = 64'h0000FC300000FF00;
defparam \u0|D0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N3
cyclonev_lcell_comb \u0|D0|Add1~6 (
// Equation(s):
// \u0|D0|Add1~6_sumout  = SUM(( \u0|D0|test_divisor [1] ) + ( \u0|D0|Add0~5_sumout  ) + ( \u0|D0|Add1~15  ))
// \u0|D0|Add1~7  = CARRY(( \u0|D0|test_divisor [1] ) + ( \u0|D0|Add0~5_sumout  ) + ( \u0|D0|Add1~15  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~5_sumout ),
	.datad(!\u0|D0|test_divisor [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add1~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add1~6_sumout ),
	.cout(\u0|D0|Add1~7 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add1~6 .extended_lut = "off";
defparam \u0|D0|Add1~6 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|D0|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N5
dffeas \u0|D0|a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Add1~6_sumout ),
	.asdata(\u0|D0|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|C0|WideOr0~0_combout ),
	.sload(!\u0|D0|Add0~1_sumout ),
	.ena(\u0|D0|a[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|a[1] .is_wysiwyg = "true";
defparam \u0|D0|a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \u0|D0|divisor[2]~feeder (
// Equation(s):
// \u0|D0|divisor[2]~feeder_combout  = \u0|D0|test_divisor [2]

	.dataa(gnd),
	.datab(!\u0|D0|test_divisor [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|divisor[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|divisor[2]~feeder .extended_lut = "off";
defparam \u0|D0|divisor[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|D0|divisor[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \u0|D0|divisor[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|divisor[2]~feeder_combout ),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|divisor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|divisor[2] .is_wysiwyg = "true";
defparam \u0|D0|divisor[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \u0|D0|test_divisor[2] (
// Equation(s):
// \u0|D0|test_divisor [2] = ( \u0|D0|divisor [2] & ( (\u0|D0|test_divisor [2]) # (\u0|C0|WideOr0~0_combout ) ) ) # ( !\u0|D0|divisor [2] & ( (!\u0|C0|WideOr0~0_combout  & \u0|D0|test_divisor [2]) ) )

	.dataa(!\u0|C0|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|test_divisor [2]),
	.datae(gnd),
	.dataf(!\u0|D0|divisor [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_divisor [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_divisor[2] .extended_lut = "off";
defparam \u0|D0|test_divisor[2] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|D0|test_divisor[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N45
cyclonev_lcell_comb \u0|D0|test_a~0 (
// Equation(s):
// \u0|D0|test_a~0_combout  = ( \u0|D0|Add1~6_sumout  & ( (\u0|D0|Add0~1_sumout ) # (\u0|D0|Add0~5_sumout ) ) ) # ( !\u0|D0|Add1~6_sumout  & ( (\u0|D0|Add0~5_sumout  & !\u0|D0|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~5_sumout ),
	.datad(!\u0|D0|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add1~6_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a~0 .extended_lut = "off";
defparam \u0|D0|test_a~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u0|D0|test_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N39
cyclonev_lcell_comb \u0|D0|Add0~9 (
// Equation(s):
// \u0|D0|Add0~9_sumout  = SUM(( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~0_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [1])) ) + ( !\u0|D0|test_divisor [2] ) + ( \u0|D0|Add0~6  ))
// \u0|D0|Add0~10  = CARRY(( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~0_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [1])) ) + ( !\u0|D0|test_divisor [2] ) + ( \u0|D0|Add0~6  ))

	.dataa(!\u0|D0|a [1]),
	.datab(!\u0|C0|WideOr0~0_combout ),
	.datac(!\u0|D0|test_divisor [2]),
	.datad(!\u0|D0|test_a~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add0~9_sumout ),
	.cout(\u0|D0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~9 .extended_lut = "off";
defparam \u0|D0|Add0~9 .lut_mask = 64'h00000F0F000011DD;
defparam \u0|D0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \u0|D0|Add1~10 (
// Equation(s):
// \u0|D0|Add1~10_sumout  = SUM(( \u0|D0|test_divisor [2] ) + ( \u0|D0|Add0~9_sumout  ) + ( \u0|D0|Add1~7  ))
// \u0|D0|Add1~11  = CARRY(( \u0|D0|test_divisor [2] ) + ( \u0|D0|Add0~9_sumout  ) + ( \u0|D0|Add1~7  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~9_sumout ),
	.datad(!\u0|D0|test_divisor [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add1~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add1~10_sumout ),
	.cout(\u0|D0|Add1~11 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add1~10 .extended_lut = "off";
defparam \u0|D0|Add1~10 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|D0|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N8
dffeas \u0|D0|a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Add1~10_sumout ),
	.asdata(\u0|D0|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|C0|WideOr0~0_combout ),
	.sload(!\u0|D0|Add0~1_sumout ),
	.ena(\u0|D0|a[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|a[2] .is_wysiwyg = "true";
defparam \u0|D0|a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N45
cyclonev_lcell_comb \u0|D0|divisor[3]~feeder (
// Equation(s):
// \u0|D0|divisor[3]~feeder_combout  = ( \u0|D0|test_divisor [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|test_divisor [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|divisor[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|divisor[3]~feeder .extended_lut = "off";
defparam \u0|D0|divisor[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|D0|divisor[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N47
dffeas \u0|D0|divisor[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|divisor[3]~feeder_combout ),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|divisor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|divisor[3] .is_wysiwyg = "true";
defparam \u0|D0|divisor[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N21
cyclonev_lcell_comb \u0|D0|test_divisor[3] (
// Equation(s):
// \u0|D0|test_divisor [3] = ( \u0|D0|divisor [3] & ( (\u0|D0|test_divisor [3]) # (\u0|C0|WideOr0~0_combout ) ) ) # ( !\u0|D0|divisor [3] & ( (!\u0|C0|WideOr0~0_combout  & \u0|D0|test_divisor [3]) ) )

	.dataa(!\u0|C0|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|test_divisor [3]),
	.datae(gnd),
	.dataf(!\u0|D0|divisor [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_divisor [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_divisor[3] .extended_lut = "off";
defparam \u0|D0|test_divisor[3] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|D0|test_divisor[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N48
cyclonev_lcell_comb \u0|D0|test_a~2 (
// Equation(s):
// \u0|D0|test_a~2_combout  = ( \u0|D0|Add0~9_sumout  & ( (!\u0|D0|Add0~1_sumout ) # (\u0|D0|Add1~10_sumout ) ) ) # ( !\u0|D0|Add0~9_sumout  & ( (\u0|D0|Add0~1_sumout  & \u0|D0|Add1~10_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~1_sumout ),
	.datad(!\u0|D0|Add1~10_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a~2 .extended_lut = "off";
defparam \u0|D0|test_a~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|D0|test_a~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \u0|D0|Add0~17 (
// Equation(s):
// \u0|D0|Add0~17_sumout  = SUM(( !\u0|D0|test_divisor [3] ) + ( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~2_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [2])) ) + ( \u0|D0|Add0~10  ))
// \u0|D0|Add0~18  = CARRY(( !\u0|D0|test_divisor [3] ) + ( (!\u0|C0|WideOr0~0_combout  & ((\u0|D0|test_a~2_combout ))) # (\u0|C0|WideOr0~0_combout  & (\u0|D0|a [2])) ) + ( \u0|D0|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|C0|WideOr0~0_combout ),
	.datac(!\u0|D0|a [2]),
	.datad(!\u0|D0|test_divisor [3]),
	.datae(gnd),
	.dataf(!\u0|D0|test_a~2_combout ),
	.datag(gnd),
	.cin(\u0|D0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add0~17_sumout ),
	.cout(\u0|D0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~17 .extended_lut = "off";
defparam \u0|D0|Add0~17 .lut_mask = 64'h0000FC300000FF00;
defparam \u0|D0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N9
cyclonev_lcell_comb \u0|D0|Add1~18 (
// Equation(s):
// \u0|D0|Add1~18_sumout  = SUM(( \u0|D0|Add0~17_sumout  ) + ( \u0|D0|test_divisor [3] ) + ( \u0|D0|Add1~11  ))

	.dataa(gnd),
	.datab(!\u0|D0|test_divisor [3]),
	.datac(!\u0|D0|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add1~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add1~18_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add1~18 .extended_lut = "off";
defparam \u0|D0|Add1~18 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|D0|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N33
cyclonev_lcell_comb \u0|D0|test_a~6 (
// Equation(s):
// \u0|D0|test_a~6_combout  = ( \u0|D0|Add0~1_sumout  & ( \u0|D0|Add1~18_sumout  ) ) # ( !\u0|D0|Add0~1_sumout  & ( \u0|D0|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|Add0~17_sumout ),
	.datad(!\u0|D0|Add1~18_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a~6 .extended_lut = "off";
defparam \u0|D0|test_a~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|D0|test_a~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N11
dffeas \u0|D0|a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Add1~18_sumout ),
	.asdata(\u0|D0|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|C0|WideOr0~0_combout ),
	.sload(!\u0|D0|Add0~1_sumout ),
	.ena(\u0|D0|a[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|a[3] .is_wysiwyg = "true";
defparam \u0|D0|a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \u0|D0|divisor~0 (
// Equation(s):
// \u0|D0|divisor~0_combout  = ( !\u0|C0|current_state.S_LOAD_WAIT~q  & ( (\u0|C0|current_state.S_LOAD~q  & (\u0|D0|test_divisor [4] & !\u0|C0|current_state.S_DISPLAY~q )) ) )

	.dataa(!\u0|C0|current_state.S_LOAD~q ),
	.datab(gnd),
	.datac(!\u0|D0|test_divisor [4]),
	.datad(!\u0|C0|current_state.S_DISPLAY~q ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|divisor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|divisor~0 .extended_lut = "off";
defparam \u0|D0|divisor~0 .lut_mask = 64'h0500050000000000;
defparam \u0|D0|divisor~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N14
dffeas \u0|D0|divisor[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|divisor~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|divisor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|divisor[4] .is_wysiwyg = "true";
defparam \u0|D0|divisor[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \u0|D0|test_divisor[4] (
// Equation(s):
// \u0|D0|test_divisor [4] = ( \u0|D0|divisor [4] & ( (\u0|D0|test_divisor [4]) # (\u0|C0|WideOr0~0_combout ) ) ) # ( !\u0|D0|divisor [4] & ( (!\u0|C0|WideOr0~0_combout  & \u0|D0|test_divisor [4]) ) )

	.dataa(!\u0|C0|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\u0|D0|test_divisor [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|divisor [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_divisor [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_divisor[4] .extended_lut = "off";
defparam \u0|D0|test_divisor[4] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|D0|test_divisor[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N45
cyclonev_lcell_comb \u0|D0|Add0~1 (
// Equation(s):
// \u0|D0|Add0~1_sumout  = SUM(( !\u0|D0|test_divisor [4] ) + ( (!\u0|C0|WideOr0~0_combout  & (\u0|D0|test_a~6_combout )) # (\u0|C0|WideOr0~0_combout  & ((\u0|D0|a [3]))) ) + ( \u0|D0|Add0~18  ))

	.dataa(!\u0|D0|test_a~6_combout ),
	.datab(!\u0|C0|WideOr0~0_combout ),
	.datac(!\u0|D0|a [3]),
	.datad(!\u0|D0|test_divisor [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add0~1 .extended_lut = "off";
defparam \u0|D0|Add0~1 .lut_mask = 64'h0000B8B80000FF00;
defparam \u0|D0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \u0|D0|dividend[0]~feeder (
// Equation(s):
// \u0|D0|dividend[0]~feeder_combout  = ( \u0|D0|Add0~1_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|dividend[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|dividend[0]~feeder .extended_lut = "off";
defparam \u0|D0|dividend[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|D0|dividend[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N31
dffeas \u0|D0|dividend[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|dividend[0]~feeder_combout ),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|dividend [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|dividend[0] .is_wysiwyg = "true";
defparam \u0|D0|dividend[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N42
cyclonev_lcell_comb \u0|D0|Quotient~0 (
// Equation(s):
// \u0|D0|Quotient~0_combout  = ( \u0|C0|current_state.S_LOAD~q  & ( (!\u0|C0|current_state.S_DISPLAY~q  & ((!\u0|C0|current_state.S_LOAD_WAIT~q  & (!\u0|D0|Add0~1_sumout )) # (\u0|C0|current_state.S_LOAD_WAIT~q  & ((\u0|D0|dividend [0]))))) # 
// (\u0|C0|current_state.S_DISPLAY~q  & (((\u0|D0|dividend [0])))) ) ) # ( !\u0|C0|current_state.S_LOAD~q  & ( \u0|D0|dividend [0] ) )

	.dataa(!\u0|C0|current_state.S_DISPLAY~q ),
	.datab(!\u0|D0|Add0~1_sumout ),
	.datac(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datad(!\u0|D0|dividend [0]),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Quotient~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Quotient~0 .extended_lut = "off";
defparam \u0|D0|Quotient~0 .lut_mask = 64'h00FF00FF80DF80DF;
defparam \u0|D0|Quotient~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \u0|D0|Quotient[0]~1 (
// Equation(s):
// \u0|D0|Quotient[0]~1_combout  = (!\KEY[0]~input_o ) # (\u0|C0|current_state.S_CYCLE_4~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|C0|current_state.S_CYCLE_4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Quotient[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Quotient[0]~1 .extended_lut = "off";
defparam \u0|D0|Quotient[0]~1 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \u0|D0|Quotient[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N44
dffeas \u0|D0|Quotient[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Quotient~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Quotient [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Quotient[0] .is_wysiwyg = "true";
defparam \u0|D0|Quotient[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \u0|D0|dividend[1]~feeder (
// Equation(s):
// \u0|D0|dividend[1]~feeder_combout  = ( \u0|D0|Add0~1_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|dividend[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|dividend[1]~feeder .extended_lut = "off";
defparam \u0|D0|dividend[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|D0|dividend[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N16
dffeas \u0|D0|dividend[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|dividend[1]~feeder_combout ),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|dividend [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|dividend[1] .is_wysiwyg = "true";
defparam \u0|D0|dividend[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N51
cyclonev_lcell_comb \u0|D0|Quotient~2 (
// Equation(s):
// \u0|D0|Quotient~2_combout  = ( \u0|C0|current_state.S_LOAD~q  & ( (!\u0|C0|current_state.S_DISPLAY~q  & ((!\u0|C0|current_state.S_LOAD_WAIT~q  & ((!\u0|D0|Add0~1_sumout ))) # (\u0|C0|current_state.S_LOAD_WAIT~q  & (\u0|D0|dividend [1])))) # 
// (\u0|C0|current_state.S_DISPLAY~q  & (\u0|D0|dividend [1])) ) ) # ( !\u0|C0|current_state.S_LOAD~q  & ( \u0|D0|dividend [1] ) )

	.dataa(!\u0|D0|dividend [1]),
	.datab(!\u0|D0|Add0~1_sumout ),
	.datac(!\u0|C0|current_state.S_DISPLAY~q ),
	.datad(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Quotient~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Quotient~2 .extended_lut = "off";
defparam \u0|D0|Quotient~2 .lut_mask = 64'h55555555C555C555;
defparam \u0|D0|Quotient~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N53
dffeas \u0|D0|Quotient[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Quotient~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Quotient [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Quotient[1] .is_wysiwyg = "true";
defparam \u0|D0|Quotient[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \u0|D0|dividend[2]~feeder (
// Equation(s):
// \u0|D0|dividend[2]~feeder_combout  = ( \u0|D0|Add0~1_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|dividend[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|dividend[2]~feeder .extended_lut = "off";
defparam \u0|D0|dividend[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|D0|dividend[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y7_N28
dffeas \u0|D0|dividend[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|dividend[2]~feeder_combout ),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|C0|WideOr0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|dividend [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|dividend[2] .is_wysiwyg = "true";
defparam \u0|D0|dividend[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N6
cyclonev_lcell_comb \u0|D0|Quotient~3 (
// Equation(s):
// \u0|D0|Quotient~3_combout  = ( \u0|D0|Add0~1_sumout  & ( (\u0|D0|dividend [2] & (((!\u0|C0|current_state.S_LOAD~q ) # (\u0|C0|current_state.S_DISPLAY~q )) # (\u0|C0|current_state.S_LOAD_WAIT~q ))) ) ) # ( !\u0|D0|Add0~1_sumout  & ( 
// ((!\u0|C0|current_state.S_LOAD_WAIT~q  & (!\u0|C0|current_state.S_DISPLAY~q  & \u0|C0|current_state.S_LOAD~q ))) # (\u0|D0|dividend [2]) ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|D0|dividend [2]),
	.datad(!\u0|C0|current_state.S_LOAD~q ),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Quotient~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Quotient~3 .extended_lut = "off";
defparam \u0|D0|Quotient~3 .lut_mask = 64'h0F8F0F8F0F070F07;
defparam \u0|D0|Quotient~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N8
dffeas \u0|D0|Quotient[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|Quotient~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Quotient [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Quotient[2] .is_wysiwyg = "true";
defparam \u0|D0|Quotient[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \u0|D0|test_dividend[3]~0 (
// Equation(s):
// \u0|D0|test_dividend[3]~0_combout  = ( \u0|D0|Add0~1_sumout  & ( (\u0|D0|dividend [3] & (((!\u0|C0|current_state.S_LOAD~q ) # (\u0|C0|current_state.S_DISPLAY~q )) # (\u0|C0|current_state.S_LOAD_WAIT~q ))) ) ) # ( !\u0|D0|Add0~1_sumout  & ( 
// ((!\u0|C0|current_state.S_LOAD_WAIT~q  & (!\u0|C0|current_state.S_DISPLAY~q  & \u0|C0|current_state.S_LOAD~q ))) # (\u0|D0|dividend [3]) ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|C0|current_state.S_LOAD~q ),
	.datad(!\u0|D0|dividend [3]),
	.datae(gnd),
	.dataf(!\u0|D0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_dividend[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_dividend[3]~0 .extended_lut = "off";
defparam \u0|D0|test_dividend[3]~0 .lut_mask = 64'h08FF08FF00F700F7;
defparam \u0|D0|test_dividend[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \u0|D0|Quotient[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|test_dividend[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Quotient [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Quotient[3] .is_wysiwyg = "true";
defparam \u0|D0|Quotient[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N57
cyclonev_lcell_comb \divisor|display~0 (
// Equation(s):
// \divisor|display~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  $ (!\SW[1]~input_o ))) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & (!\SW[2]~input_o  $ (!\SW[0]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~0 .extended_lut = "off";
defparam \divisor|display~0 .lut_mask = 64'h50A050A0005A005A;
defparam \divisor|display~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \divisor|display~1 (
// Equation(s):
// \divisor|display~1_combout  = ( \SW[3]~input_o  & ( (!\SW[0]~input_o  & ((!\SW[2]~input_o ))) # (\SW[0]~input_o  & (!\SW[1]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (!\SW[2]~input_o ) # (!\SW[1]~input_o  $ (\SW[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~1 .extended_lut = "off";
defparam \divisor|display~1 .lut_mask = 64'hFCF3FCF3F0CCF0CC;
defparam \divisor|display~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N39
cyclonev_lcell_comb \divisor|display~2 (
// Equation(s):
// \divisor|display~2_combout  = (!\SW[2]~input_o  & (((!\SW[1]~input_o ) # (\SW[3]~input_o )) # (\SW[0]~input_o ))) # (\SW[2]~input_o  & ((!\SW[3]~input_o ) # ((\SW[0]~input_o  & !\SW[1]~input_o ))))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~2 .extended_lut = "off";
defparam \divisor|display~2 .lut_mask = 64'hFB7AFB7AFB7AFB7A;
defparam \divisor|display~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \divisor|display~3 (
// Equation(s):
// \divisor|display~3_combout  = ( \SW[2]~input_o  & ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) ) # ( !\SW[2]~input_o  & ( \SW[1]~input_o  & ( (!\SW[3]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( \SW[2]~input_o  & ( !\SW[1]~input_o  & ( (\SW[3]~input_o ) # 
// (\SW[0]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o ) # (\SW[3]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~3 .extended_lut = "off";
defparam \divisor|display~3 .lut_mask = 64'hAFAF5F5FF5F5AAAA;
defparam \divisor|display~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \divisor|display~4 (
// Equation(s):
// \divisor|display~4_combout  = (!\SW[1]~input_o  & ((!\SW[2]~input_o  & (!\SW[0]~input_o )) # (\SW[2]~input_o  & ((\SW[3]~input_o ))))) # (\SW[1]~input_o  & (((!\SW[0]~input_o ) # (\SW[3]~input_o ))))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~4 .extended_lut = "off";
defparam \divisor|display~4 .lut_mask = 64'h8DCF8DCF8DCF8DCF;
defparam \divisor|display~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \divisor|display~5 (
// Equation(s):
// \divisor|display~5_combout  = ( \SW[0]~input_o  & ( !\SW[3]~input_o  $ (((!\SW[2]~input_o ) # (\SW[1]~input_o ))) ) ) # ( !\SW[0]~input_o  & ( ((!\SW[1]~input_o ) # (\SW[2]~input_o )) # (\SW[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~5 .extended_lut = "off";
defparam \divisor|display~5 .lut_mask = 64'hFF3F3C33FF3F3C33;
defparam \divisor|display~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N3
cyclonev_lcell_comb \divisor|display~6 (
// Equation(s):
// \divisor|display~6_combout  = ( \SW[1]~input_o  & ( (!\SW[2]~input_o ) # ((!\SW[0]~input_o ) # (\SW[3]~input_o )) ) ) # ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((\SW[3]~input_o ))) # (\SW[2]~input_o  & ((!\SW[3]~input_o ) # (\SW[0]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|display~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|display~6 .extended_lut = "off";
defparam \divisor|display~6 .lut_mask = 64'h5B5BEFEF5B5BEFEF;
defparam \divisor|display~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \dividend|display~0 (
// Equation(s):
// \dividend|display~0_combout  = ( \SW[4]~input_o  & ( \SW[5]~input_o  & ( (\SW[7]~input_o  & !\SW[6]~input_o ) ) ) ) # ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( !\SW[7]~input_o  $ (\SW[6]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( !\SW[5]~input_o  & ( 
// (!\SW[7]~input_o  & \SW[6]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~0 .extended_lut = "off";
defparam \dividend|display~0 .lut_mask = 64'h0A0AA5A500005050;
defparam \dividend|display~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \dividend|display~1 (
// Equation(s):
// \dividend|display~1_combout  = ( \SW[7]~input_o  & ( \SW[5]~input_o  & ( (!\SW[6]~input_o  & !\SW[4]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( \SW[5]~input_o  & ( (!\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( \SW[7]~input_o  & ( !\SW[5]~input_o  & ( 
// (!\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[6]~input_o ) # (!\SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~1 .extended_lut = "off";
defparam \dividend|display~1 .lut_mask = 64'hFCFCCFCFCFCFC0C0;
defparam \dividend|display~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N51
cyclonev_lcell_comb \dividend|display~2 (
// Equation(s):
// \dividend|display~2_combout  = ( \SW[4]~input_o  & ( \SW[5]~input_o  & ( (!\SW[7]~input_o ) # (!\SW[6]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( \SW[5]~input_o  & ( !\SW[7]~input_o  $ (!\SW[6]~input_o ) ) ) ) # ( \SW[4]~input_o  & ( !\SW[5]~input_o  ) ) # 
// ( !\SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[7]~input_o ) # (!\SW[6]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~2 .extended_lut = "off";
defparam \dividend|display~2 .lut_mask = 64'hFAFAFFFF5A5AFAFA;
defparam \dividend|display~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \dividend|display~3 (
// Equation(s):
// \dividend|display~3_combout  = ( \SW[7]~input_o  & ( \SW[5]~input_o  & ( !\SW[6]~input_o  $ (!\SW[4]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( \SW[5]~input_o  & ( (!\SW[6]~input_o ) # (!\SW[4]~input_o ) ) ) ) # ( \SW[7]~input_o  & ( !\SW[5]~input_o  ) ) # 
// ( !\SW[7]~input_o  & ( !\SW[5]~input_o  & ( !\SW[6]~input_o  $ (\SW[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~3 .extended_lut = "off";
defparam \dividend|display~3 .lut_mask = 64'hC3C3FFFFFCFC3C3C;
defparam \dividend|display~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N15
cyclonev_lcell_comb \dividend|display~4 (
// Equation(s):
// \dividend|display~4_combout  = ( \SW[4]~input_o  & ( \SW[5]~input_o  & ( \SW[7]~input_o  ) ) ) # ( !\SW[4]~input_o  & ( \SW[5]~input_o  ) ) # ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (\SW[7]~input_o  & \SW[6]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( 
// !\SW[5]~input_o  & ( (!\SW[6]~input_o ) # (\SW[7]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~4 .extended_lut = "off";
defparam \dividend|display~4 .lut_mask = 64'hF5F50505FFFF5555;
defparam \dividend|display~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \dividend|display~5 (
// Equation(s):
// \dividend|display~5_combout  = ( \SW[7]~input_o  & ( \SW[5]~input_o  ) ) # ( !\SW[7]~input_o  & ( \SW[5]~input_o  & ( (\SW[6]~input_o  & !\SW[4]~input_o ) ) ) ) # ( \SW[7]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[6]~input_o ) # (!\SW[4]~input_o ) ) ) ) # ( 
// !\SW[7]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[4]~input_o ) # (\SW[6]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~5 .extended_lut = "off";
defparam \dividend|display~5 .lut_mask = 64'hF3F3FCFC3030FFFF;
defparam \dividend|display~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \dividend|display~6 (
// Equation(s):
// \dividend|display~6_combout  = ( \SW[4]~input_o  & ( \SW[5]~input_o  & ( (!\SW[6]~input_o ) # (\SW[7]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( \SW[5]~input_o  ) ) # ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (\SW[6]~input_o ) # (\SW[7]~input_o ) ) ) ) # ( 
// !\SW[4]~input_o  & ( !\SW[5]~input_o  & ( !\SW[7]~input_o  $ (!\SW[6]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dividend|display~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dividend|display~6 .extended_lut = "off";
defparam \dividend|display~6 .lut_mask = 64'h5A5A5F5FFFFFF5F5;
defparam \dividend|display~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N3
cyclonev_lcell_comb \quotient|display~0 (
// Equation(s):
// \quotient|display~0_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( !\u0|D0|Quotient [2] $ (!\u0|D0|Quotient [1]) ) ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [2] & !\u0|D0|Quotient [1]) ) ) ) # ( 
// !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (\u0|D0|Quotient [2] & !\u0|D0|Quotient [1]) ) ) )

	.dataa(!\u0|D0|Quotient [2]),
	.datab(gnd),
	.datac(!\u0|D0|Quotient [1]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~0 .extended_lut = "off";
defparam \quotient|display~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \quotient|display~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \quotient|display~1 (
// Equation(s):
// \quotient|display~1_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( !\u0|D0|Quotient [1] ) ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) ) # ( \u0|D0|Quotient [3] & ( 
// !\u0|D0|Quotient [0] & ( !\u0|D0|Quotient [2] ) ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1]) # (!\u0|D0|Quotient [2]) ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|Quotient [1]),
	.datac(!\u0|D0|Quotient [2]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~1 .extended_lut = "off";
defparam \quotient|display~1 .lut_mask = 64'hFCFCF0F0F3F3CCCC;
defparam \quotient|display~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N51
cyclonev_lcell_comb \quotient|display~2 (
// Equation(s):
// \quotient|display~2_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [2]) # (!\u0|D0|Quotient [1]) ) ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] ) ) # ( \u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( 
// !\u0|D0|Quotient [2] ) ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1]) # (\u0|D0|Quotient [2]) ) ) )

	.dataa(!\u0|D0|Quotient [2]),
	.datab(gnd),
	.datac(!\u0|D0|Quotient [1]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~2 .extended_lut = "off";
defparam \quotient|display~2 .lut_mask = 64'hF5F5AAAAFFFFFAFA;
defparam \quotient|display~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \quotient|display~3 (
// Equation(s):
// \quotient|display~3_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1]) # (!\u0|D0|Quotient [2]) ) ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( !\u0|D0|Quotient [1] $ (!\u0|D0|Quotient [2]) ) ) ) # ( 
// \u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1]) # (\u0|D0|Quotient [2]) ) ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|Quotient [1]),
	.datac(!\u0|D0|Quotient [2]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~3 .extended_lut = "off";
defparam \quotient|display~3 .lut_mask = 64'hF3F3CFCF3C3CFCFC;
defparam \quotient|display~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N39
cyclonev_lcell_comb \quotient|display~4 (
// Equation(s):
// \quotient|display~4_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (\u0|D0|Quotient [1]) # (\u0|D0|Quotient [2]) ) ) ) # ( \u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( 
// (!\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) )

	.dataa(!\u0|D0|Quotient [2]),
	.datab(gnd),
	.datac(!\u0|D0|Quotient [1]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~4 .extended_lut = "off";
defparam \quotient|display~4 .lut_mask = 64'hAFAFFFFF00005F5F;
defparam \quotient|display~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \quotient|display~5 (
// Equation(s):
// \quotient|display~5_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1] & \u0|D0|Quotient [2]) ) ) ) # ( 
// \u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (!\u0|D0|Quotient [1]) # (\u0|D0|Quotient [2]) ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|Quotient [1]),
	.datac(!\u0|D0|Quotient [2]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~5 .extended_lut = "off";
defparam \quotient|display~5 .lut_mask = 64'hCFCFFFFF0C0CF3F3;
defparam \quotient|display~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \quotient|display~6 (
// Equation(s):
// \quotient|display~6_combout  = ( \u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] ) ) # ( !\u0|D0|Quotient [3] & ( \u0|D0|Quotient [0] & ( !\u0|D0|Quotient [1] $ (!\u0|D0|Quotient [2]) ) ) ) # ( \u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( 
// (!\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) ) # ( !\u0|D0|Quotient [3] & ( !\u0|D0|Quotient [0] & ( (\u0|D0|Quotient [2]) # (\u0|D0|Quotient [1]) ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|Quotient [1]),
	.datac(!\u0|D0|Quotient [2]),
	.datad(gnd),
	.datae(!\u0|D0|Quotient [3]),
	.dataf(!\u0|D0|Quotient [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\quotient|display~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \quotient|display~6 .extended_lut = "off";
defparam \quotient|display~6 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \quotient|display~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \u0|D0|test_a[2]~3 (
// Equation(s):
// \u0|D0|test_a[2]~3_combout  = ( \u0|D0|test_a~2_combout  & ( ((!\u0|C0|current_state.S_LOAD_WAIT~q  & (!\u0|C0|current_state.S_DISPLAY~q  & \u0|C0|current_state.S_LOAD~q ))) # (\u0|D0|a [2]) ) ) # ( !\u0|D0|test_a~2_combout  & ( (\u0|D0|a [2] & 
// (((!\u0|C0|current_state.S_LOAD~q ) # (\u0|C0|current_state.S_DISPLAY~q )) # (\u0|C0|current_state.S_LOAD_WAIT~q ))) ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|C0|current_state.S_LOAD~q ),
	.datad(!\u0|D0|a [2]),
	.datae(gnd),
	.dataf(!\u0|D0|test_a~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a[2]~3 .extended_lut = "off";
defparam \u0|D0|test_a[2]~3 .lut_mask = 64'h00F700F708FF08FF;
defparam \u0|D0|test_a[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \u0|D0|Remainder[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|test_a[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Remainder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Remainder[2] .is_wysiwyg = "true";
defparam \u0|D0|Remainder[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N9
cyclonev_lcell_comb \u0|D0|test_a[1]~1 (
// Equation(s):
// \u0|D0|test_a[1]~1_combout  = ( \u0|C0|current_state.S_LOAD~q  & ( (!\u0|C0|current_state.S_LOAD_WAIT~q  & ((!\u0|C0|current_state.S_DISPLAY~q  & (\u0|D0|test_a~0_combout )) # (\u0|C0|current_state.S_DISPLAY~q  & ((\u0|D0|a [1]))))) # 
// (\u0|C0|current_state.S_LOAD_WAIT~q  & (((\u0|D0|a [1])))) ) ) # ( !\u0|C0|current_state.S_LOAD~q  & ( \u0|D0|a [1] ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|D0|test_a~0_combout ),
	.datad(!\u0|D0|a [1]),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a[1]~1 .extended_lut = "off";
defparam \u0|D0|test_a[1]~1 .lut_mask = 64'h00FF00FF087F087F;
defparam \u0|D0|test_a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N11
dffeas \u0|D0|Remainder[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|test_a[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Remainder [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Remainder[1] .is_wysiwyg = "true";
defparam \u0|D0|Remainder[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N39
cyclonev_lcell_comb \u0|D0|test_a[0]~5 (
// Equation(s):
// \u0|D0|test_a[0]~5_combout  = ( \u0|D0|test_a~4_combout  & ( ((!\u0|C0|current_state.S_LOAD_WAIT~q  & (!\u0|C0|current_state.S_DISPLAY~q  & \u0|C0|current_state.S_LOAD~q ))) # (\u0|D0|a [0]) ) ) # ( !\u0|D0|test_a~4_combout  & ( (\u0|D0|a [0] & 
// (((!\u0|C0|current_state.S_LOAD~q ) # (\u0|C0|current_state.S_DISPLAY~q )) # (\u0|C0|current_state.S_LOAD_WAIT~q ))) ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|C0|current_state.S_LOAD~q ),
	.datad(!\u0|D0|a [0]),
	.datae(gnd),
	.dataf(!\u0|D0|test_a~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a[0]~5 .extended_lut = "off";
defparam \u0|D0|test_a[0]~5 .lut_mask = 64'h00F700F708FF08FF;
defparam \u0|D0|test_a[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N41
dffeas \u0|D0|Remainder[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|test_a[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Remainder [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Remainder[0] .is_wysiwyg = "true";
defparam \u0|D0|Remainder[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N12
cyclonev_lcell_comb \u0|D0|test_a[3]~7 (
// Equation(s):
// \u0|D0|test_a[3]~7_combout  = ( \u0|C0|current_state.S_LOAD~q  & ( (!\u0|C0|current_state.S_LOAD_WAIT~q  & ((!\u0|C0|current_state.S_DISPLAY~q  & (\u0|D0|test_a~6_combout )) # (\u0|C0|current_state.S_DISPLAY~q  & ((\u0|D0|a [3]))))) # 
// (\u0|C0|current_state.S_LOAD_WAIT~q  & (((\u0|D0|a [3])))) ) ) # ( !\u0|C0|current_state.S_LOAD~q  & ( \u0|D0|a [3] ) )

	.dataa(!\u0|C0|current_state.S_LOAD_WAIT~q ),
	.datab(!\u0|C0|current_state.S_DISPLAY~q ),
	.datac(!\u0|D0|test_a~6_combout ),
	.datad(!\u0|D0|a [3]),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.S_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|test_a[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|test_a[3]~7 .extended_lut = "off";
defparam \u0|D0|test_a[3]~7 .lut_mask = 64'h00FF00FF087F087F;
defparam \u0|D0|test_a[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N14
dffeas \u0|D0|Remainder[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|test_a[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\u0|D0|Quotient[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|Remainder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|Remainder[3] .is_wysiwyg = "true";
defparam \u0|D0|Remainder[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \remainder|display~0 (
// Equation(s):
// \remainder|display~0_combout  = ( \u0|D0|Remainder [3] & ( (\u0|D0|Remainder [0] & (!\u0|D0|Remainder [2] $ (!\u0|D0|Remainder [1]))) ) ) # ( !\u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [1] & (!\u0|D0|Remainder [2] $ (!\u0|D0|Remainder [0]))) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(!\u0|D0|Remainder [1]),
	.datac(!\u0|D0|Remainder [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~0 .extended_lut = "off";
defparam \remainder|display~0 .lut_mask = 64'h4848484806060606;
defparam \remainder|display~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N39
cyclonev_lcell_comb \remainder|display~1 (
// Equation(s):
// \remainder|display~1_combout  = ( \u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2] & !\u0|D0|Remainder [0]) ) ) ) # ( !\u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (\u0|D0|Remainder [0]) ) ) ) # ( 
// \u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (\u0|D0|Remainder [0]) ) ) ) # ( !\u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (!\u0|D0|Remainder [0]) ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|Remainder [0]),
	.datae(!\u0|D0|Remainder [1]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~1 .extended_lut = "off";
defparam \remainder|display~1 .lut_mask = 64'hFFAAAAFFAAFFAA00;
defparam \remainder|display~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \remainder|display~2 (
// Equation(s):
// \remainder|display~2_combout  = ( \u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (!\u0|D0|Remainder [1]) ) ) ) # ( !\u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] & ( !\u0|D0|Remainder [2] ) ) ) # ( \u0|D0|Remainder [0] & ( 
// !\u0|D0|Remainder [3] ) ) # ( !\u0|D0|Remainder [0] & ( !\u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [1]) # (\u0|D0|Remainder [2]) ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(!\u0|D0|Remainder [1]),
	.datad(gnd),
	.datae(!\u0|D0|Remainder [0]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~2 .extended_lut = "off";
defparam \remainder|display~2 .lut_mask = 64'hF5F5FFFFAAAAFAFA;
defparam \remainder|display~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \remainder|display~3 (
// Equation(s):
// \remainder|display~3_combout  = ( \u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] & ( !\u0|D0|Remainder [2] $ (!\u0|D0|Remainder [0]) ) ) ) # ( !\u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] ) ) # ( \u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( 
// (!\u0|D0|Remainder [2]) # (!\u0|D0|Remainder [0]) ) ) ) # ( !\u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( !\u0|D0|Remainder [2] $ (\u0|D0|Remainder [0]) ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|Remainder [0]),
	.datae(!\u0|D0|Remainder [1]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~3 .extended_lut = "off";
defparam \remainder|display~3 .lut_mask = 64'hAA55FFAAFFFF55AA;
defparam \remainder|display~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \remainder|display~4 (
// Equation(s):
// \remainder|display~4_combout  = ( \u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] & ( (\u0|D0|Remainder [1]) # (\u0|D0|Remainder [2]) ) ) ) # ( !\u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] ) ) # ( !\u0|D0|Remainder [0] & ( !\u0|D0|Remainder [3] & ( 
// (!\u0|D0|Remainder [2]) # (\u0|D0|Remainder [1]) ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(!\u0|D0|Remainder [1]),
	.datad(gnd),
	.datae(!\u0|D0|Remainder [0]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~4 .extended_lut = "off";
defparam \remainder|display~4 .lut_mask = 64'hAFAF0000FFFF5F5F;
defparam \remainder|display~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \remainder|display~5 (
// Equation(s):
// \remainder|display~5_combout  = ( \u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (\u0|D0|Remainder [1]) ) ) ) # ( !\u0|D0|Remainder [0] & ( \u0|D0|Remainder [3] ) ) # ( \u0|D0|Remainder [0] & ( !\u0|D0|Remainder [3] & ( 
// (\u0|D0|Remainder [2] & !\u0|D0|Remainder [1]) ) ) ) # ( !\u0|D0|Remainder [0] & ( !\u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [1]) # (\u0|D0|Remainder [2]) ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(!\u0|D0|Remainder [1]),
	.datad(gnd),
	.datae(!\u0|D0|Remainder [0]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~5 .extended_lut = "off";
defparam \remainder|display~5 .lut_mask = 64'hF5F55050FFFFAFAF;
defparam \remainder|display~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N57
cyclonev_lcell_comb \remainder|display~6 (
// Equation(s):
// \remainder|display~6_combout  = ( \u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] ) ) # ( !\u0|D0|Remainder [1] & ( \u0|D0|Remainder [3] & ( (!\u0|D0|Remainder [2]) # (\u0|D0|Remainder [0]) ) ) ) # ( \u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( 
// (!\u0|D0|Remainder [2]) # (!\u0|D0|Remainder [0]) ) ) ) # ( !\u0|D0|Remainder [1] & ( !\u0|D0|Remainder [3] & ( \u0|D0|Remainder [2] ) ) )

	.dataa(!\u0|D0|Remainder [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|D0|Remainder [0]),
	.datae(!\u0|D0|Remainder [1]),
	.dataf(!\u0|D0|Remainder [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remainder|display~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remainder|display~6 .extended_lut = "off";
defparam \remainder|display~6 .lut_mask = 64'h5555FFAAAAFFFFFF;
defparam \remainder|display~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
