# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework8.srcs/sources_1/imports/Code/keyboard.vhd" \
"../../../../Homework8.srcs/sources_1/imports/Code/lec12.vhdl" \
"../../../../Homework8.srcs/sources_1/imports/Homework_8/lec12_cu.vhd" \
"../../../../Homework8.srcs/sources_1/imports/Code/lec12_dp.vhdl" \
"../../../../Homework8.srcs/sources_1/imports/Code/lec12_tb.vhdl" \

# Do not sort compile order
nosort
