Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 13 13:29:54 2018
| Host         : LMY-Lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            9 |
| No           | No                    | Yes                    |              54 |           17 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           14 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                                            Enable Signal                                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  baudclk_BUFG     | inst_sender/txd_i_1_n_0                                                                             | inst_db_fsm/out1 |                1 |              1 |
|  baudclk_BUFG     |                                                                                                     |                  |                3 |              3 |
|  baudclk_BUFG     | inst_detect/inst_dec_cnt/num[15]_i_1_n_0                                                            | inst_db_fsm/out1 |                1 |              4 |
|  baudclk_BUFG     | inst_detect/inst_dec_cnt/num[7]_i_1_n_0                                                             | inst_db_fsm/out1 |                2 |              4 |
|  baudclk_BUFG     | inst_detect/inst_dec_cnt/num[11]_i_1_n_0                                                            | inst_db_fsm/out1 |                2 |              4 |
|  baudclk_BUFG     | inst_detect/cnt_en                                                                                  | inst_db_fsm/out1 |                1 |              4 |
|  baudclk_BUFG     | inst_receiver/RX_status0                                                                            | inst_db_fsm/out1 |                3 |              8 |
|  baudclk_BUFG     | inst_receiver/data[7]_i_1_n_0                                                                       | inst_db_fsm/out1 |                2 |              8 |
|  baudclk_BUFG     | inst_arranger/dout_8[7]_i_1_n_0                                                                     | inst_db_fsm/out1 |                2 |              8 |
|  baudclk_BUFG     | sender_controller/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | inst_db_fsm/out1 |                5 |             20 |
|  baudclk_BUFG     | sender_controller/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | inst_db_fsm/out1 |                5 |             20 |
|  sysclk_IBUF_BUFG |                                                                                                     |                  |                6 |             23 |
|  sysclk_IBUF_BUFG |                                                                                                     | inst_db_fsm/out1 |                8 |             29 |
|  baudclk_BUFG     |                                                                                                     | inst_db_fsm/out1 |               16 |             47 |
+-------------------+-----------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     4 |
| 8      |                     3 |
| 16+    |                     5 |
+--------+-----------------------+


