{
  "module_name": "wlan.h",
  "hash_id": "bf9352999e7375ff038ead00a1e32327be0fa7471c9a5dbdcedf495efc172868",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/carl9170/wlan.h",
  "human_readable_source": " \n\n#ifndef __CARL9170_SHARED_WLAN_H\n#define __CARL9170_SHARED_WLAN_H\n\n#include \"fwcmd.h\"\n\n#define\tAR9170_RX_PHY_RATE_CCK_1M\t\t0x0a\n#define\tAR9170_RX_PHY_RATE_CCK_2M\t\t0x14\n#define\tAR9170_RX_PHY_RATE_CCK_5M\t\t0x37\n#define\tAR9170_RX_PHY_RATE_CCK_11M\t\t0x6e\n\n#define\tAR9170_ENC_ALG_NONE\t\t\t0x0\n#define\tAR9170_ENC_ALG_WEP64\t\t\t0x1\n#define\tAR9170_ENC_ALG_TKIP\t\t\t0x2\n#define\tAR9170_ENC_ALG_AESCCMP\t\t\t0x4\n#define\tAR9170_ENC_ALG_WEP128\t\t\t0x5\n#define\tAR9170_ENC_ALG_WEP256\t\t\t0x6\n#define\tAR9170_ENC_ALG_CENC\t\t\t0x7\n\n#define\tAR9170_RX_ENC_SOFTWARE\t\t\t0x8\n\n#define\tAR9170_RX_STATUS_MODULATION\t\t0x03\n#define\tAR9170_RX_STATUS_MODULATION_S\t\t0\n#define\tAR9170_RX_STATUS_MODULATION_CCK\t\t0x00\n#define\tAR9170_RX_STATUS_MODULATION_OFDM\t0x01\n#define\tAR9170_RX_STATUS_MODULATION_HT\t\t0x02\n#define\tAR9170_RX_STATUS_MODULATION_DUPOFDM\t0x03\n\n \n#define\tAR9170_RX_STATUS_SHORT_PREAMBLE\t\t0x08\n#define\tAR9170_RX_STATUS_GREENFIELD\t\t0x08\n\n#define\tAR9170_RX_STATUS_MPDU\t\t\t0x30\n#define\tAR9170_RX_STATUS_MPDU_S\t\t\t4\n#define\tAR9170_RX_STATUS_MPDU_SINGLE\t\t0x00\n#define\tAR9170_RX_STATUS_MPDU_FIRST\t\t0x20\n#define\tAR9170_RX_STATUS_MPDU_MIDDLE\t\t0x30\n#define\tAR9170_RX_STATUS_MPDU_LAST\t\t0x10\n\n#define\tAR9170_RX_STATUS_CONT_AGGR\t\t0x40\n#define\tAR9170_RX_STATUS_TOTAL_ERROR\t\t0x80\n\n#define\tAR9170_RX_ERROR_RXTO\t\t\t0x01\n#define\tAR9170_RX_ERROR_OVERRUN\t\t\t0x02\n#define\tAR9170_RX_ERROR_DECRYPT\t\t\t0x04\n#define\tAR9170_RX_ERROR_FCS\t\t\t0x08\n#define\tAR9170_RX_ERROR_WRONG_RA\t\t0x10\n#define\tAR9170_RX_ERROR_PLCP\t\t\t0x20\n#define\tAR9170_RX_ERROR_MMIC\t\t\t0x40\n\n \n#define\tAR9170_TX_MAC_PROT_RTS\t\t\t0x0001\n#define\tAR9170_TX_MAC_PROT_CTS\t\t\t0x0002\n#define\tAR9170_TX_MAC_PROT\t\t\t0x0003\n\n#define\tAR9170_TX_MAC_NO_ACK\t\t\t0x0004\n \n#define\tAR9170_TX_MAC_BACKOFF\t\t\t0x0008\n#define\tAR9170_TX_MAC_BURST\t\t\t0x0010\n#define\tAR9170_TX_MAC_AGGR\t\t\t0x0020\n\n \n#define\tAR9170_TX_MAC_ENCR_NONE\t\t\t0x0000\n#define\tAR9170_TX_MAC_ENCR_RC4\t\t\t0x0040\n#define\tAR9170_TX_MAC_ENCR_CENC\t\t\t0x0080\n#define\tAR9170_TX_MAC_ENCR_AES\t\t\t0x00c0\n\n#define\tAR9170_TX_MAC_MMIC\t\t\t0x0100\n#define\tAR9170_TX_MAC_HW_DURATION\t\t0x0200\n#define\tAR9170_TX_MAC_QOS_S\t\t\t10\n#define\tAR9170_TX_MAC_QOS\t\t\t0x0c00\n#define\tAR9170_TX_MAC_DISABLE_TXOP\t\t0x1000\n#define\tAR9170_TX_MAC_TXOP_RIFS\t\t\t0x2000\n#define\tAR9170_TX_MAC_IMM_BA\t\t\t0x4000\n\n \n#define\tAR9170_TX_PHY_MOD_CCK\t\t\t0x00000000\n#define\tAR9170_TX_PHY_MOD_OFDM\t\t\t0x00000001\n#define\tAR9170_TX_PHY_MOD_HT\t\t\t0x00000002\n\n \n#define\tAR9170_TX_PHY_SHORT_PREAMBLE\t\t0x00000004\n#define\tAR9170_TX_PHY_GREENFIELD\t\t0x00000004\n\n#define\tAR9170_TX_PHY_BW_S\t\t\t3\n#define\tAR9170_TX_PHY_BW\t\t\t(3 << AR9170_TX_PHY_BW_SHIFT)\n#define\tAR9170_TX_PHY_BW_20MHZ\t\t\t0\n#define\tAR9170_TX_PHY_BW_40MHZ\t\t\t2\n#define\tAR9170_TX_PHY_BW_40MHZ_DUP\t\t3\n\n#define\tAR9170_TX_PHY_TX_HEAVY_CLIP_S\t\t6\n#define\tAR9170_TX_PHY_TX_HEAVY_CLIP\t\t(7 << \\\n\t\t\t\t\t\t AR9170_TX_PHY_TX_HEAVY_CLIP_S)\n\n#define\tAR9170_TX_PHY_TX_PWR_S\t\t\t9\n#define\tAR9170_TX_PHY_TX_PWR\t\t\t(0x3f << \\\n\t\t\t\t\t\t AR9170_TX_PHY_TX_PWR_S)\n\n#define\tAR9170_TX_PHY_TXCHAIN_S\t\t\t15\n#define\tAR9170_TX_PHY_TXCHAIN\t\t\t(7 << \\\n\t\t\t\t\t\t AR9170_TX_PHY_TXCHAIN_S)\n#define\tAR9170_TX_PHY_TXCHAIN_1\t\t\t1\n \n#define\tAR9170_TX_PHY_TXCHAIN_2\t\t\t5\n\n#define\tAR9170_TX_PHY_MCS_S\t\t\t18\n#define\tAR9170_TX_PHY_MCS\t\t\t(0x7f << \\\n\t\t\t\t\t\t AR9170_TX_PHY_MCS_S)\n\n#define\tAR9170_TX_PHY_RATE_CCK_1M\t\t0x0\n#define\tAR9170_TX_PHY_RATE_CCK_2M\t\t0x1\n#define\tAR9170_TX_PHY_RATE_CCK_5M\t\t0x2\n#define\tAR9170_TX_PHY_RATE_CCK_11M\t\t0x3\n\n \n#define\tAR9170_TXRX_PHY_RATE_OFDM_6M\t\t0xb\n#define\tAR9170_TXRX_PHY_RATE_OFDM_9M\t\t0xf\n#define\tAR9170_TXRX_PHY_RATE_OFDM_12M\t\t0xa\n#define\tAR9170_TXRX_PHY_RATE_OFDM_18M\t\t0xe\n#define\tAR9170_TXRX_PHY_RATE_OFDM_24M\t\t0x9\n#define\tAR9170_TXRX_PHY_RATE_OFDM_36M\t\t0xd\n#define\tAR9170_TXRX_PHY_RATE_OFDM_48M\t\t0x8\n#define\tAR9170_TXRX_PHY_RATE_OFDM_54M\t\t0xc\n\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS0\t\t0x0\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS1\t\t0x1\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS2\t\t0x2\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS3\t\t0x3\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS4\t\t0x4\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS5\t\t0x5\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS6\t\t0x6\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS7\t\t0x7\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS8\t\t0x8\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS9\t\t0x9\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS10\t\t0xa\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS11\t\t0xb\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS12\t\t0xc\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS13\t\t0xd\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS14\t\t0xe\n#define\tAR9170_TXRX_PHY_RATE_HT_MCS15\t\t0xf\n\n#define\tAR9170_TX_PHY_SHORT_GI\t\t\t0x80000000\n\n#ifdef __CARL9170FW__\nstruct ar9170_tx_hw_mac_control {\n\tunion {\n\t\tstruct {\n\t\t\t \n\n\t\t\tu8 erp_prot:2;\n\t\t\tu8 no_ack:1;\n\t\t\tu8 backoff:1;\n\t\t\tu8 burst:1;\n\t\t\tu8 ampdu:1;\n\n\t\t\tu8 enc_mode:2;\n\n\t\t\tu8 hw_mmic:1;\n\t\t\tu8 hw_duration:1;\n\n\t\t\tu8 qos_queue:2;\n\n\t\t\tu8 disable_txop:1;\n\t\t\tu8 txop_rifs:1;\n\n\t\t\tu8 ba_end:1;\n\t\t\tu8 probe:1;\n\t\t} __packed;\n\n\t\t__le16 set;\n\t} __packed;\n} __packed;\n\nstruct ar9170_tx_hw_phy_control {\n\tunion {\n\t\tstruct {\n\t\t\t \n\n\t\t\tu8 modulation:2;\n\t\t\tu8 preamble:1;\n\t\t\tu8 bandwidth:2;\n\t\t\tu8:1;\n\t\t\tu8 heavy_clip:3;\n\t\t\tu8 tx_power:6;\n\t\t\tu8 chains:3;\n\t\t\tu8 mcs:7;\n\t\t\tu8:6;\n\t\t\tu8 short_gi:1;\n\t\t} __packed;\n\n\t\t__le32 set;\n\t} __packed;\n} __packed;\n\nstruct ar9170_tx_rate_info {\n\tu8 tries:3;\n\tu8 erp_prot:2;\n\tu8 ampdu:1;\n\tu8 free:2;  \n} __packed;\n\nstruct carl9170_tx_superdesc {\n\t__le16 len;\n\tu8 rix;\n\tu8 cnt;\n\tu8 cookie;\n\tu8 ampdu_density:3;\n\tu8 ampdu_factor:2;\n\tu8 ampdu_commit_density:1;\n\tu8 ampdu_commit_factor:1;\n\tu8 ampdu_unused_bit:1;\n\tu8 queue:2;\n\tu8 assign_seq:1;\n\tu8 vif_id:3;\n\tu8 fill_in_tsf:1;\n\tu8 cab:1;\n\tu8 padding2;\n\tstruct ar9170_tx_rate_info ri[CARL9170_TX_MAX_RATES];\n\tstruct ar9170_tx_hw_phy_control rr[CARL9170_TX_MAX_RETRY_RATES];\n} __packed;\n\nstruct ar9170_tx_hwdesc {\n\t__le16 length;\n\tstruct ar9170_tx_hw_mac_control mac;\n\tstruct ar9170_tx_hw_phy_control phy;\n} __packed;\n\nstruct ar9170_tx_frame {\n\tstruct ar9170_tx_hwdesc hdr;\n\n\tunion {\n\t\tstruct ieee80211_hdr i3e;\n\t\tDECLARE_FLEX_ARRAY(u8, payload);\n\t} data;\n} __packed;\n\nstruct carl9170_tx_superframe {\n\tstruct carl9170_tx_superdesc s;\n\tstruct ar9170_tx_frame f;\n} __packed __aligned(4);\n\n#endif  \n\nstruct _ar9170_tx_hwdesc {\n\t__le16 length;\n\t__le16 mac_control;\n\t__le32 phy_control;\n} __packed;\n\n#define\tCARL9170_TX_SUPER_AMPDU_DENSITY_S\t\t0\n#define\tCARL9170_TX_SUPER_AMPDU_DENSITY\t\t\t0x7\n#define\tCARL9170_TX_SUPER_AMPDU_FACTOR\t\t\t0x18\n#define\tCARL9170_TX_SUPER_AMPDU_FACTOR_S\t\t3\n#define\tCARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY\t\t0x20\n#define\tCARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY_S\t5\n#define\tCARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR\t\t0x40\n#define\tCARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR_S\t\t6\n\n#define CARL9170_TX_SUPER_MISC_QUEUE\t\t\t0x3\n#define CARL9170_TX_SUPER_MISC_QUEUE_S\t\t\t0\n#define CARL9170_TX_SUPER_MISC_ASSIGN_SEQ\t\t0x4\n#define\tCARL9170_TX_SUPER_MISC_VIF_ID\t\t\t0x38\n#define\tCARL9170_TX_SUPER_MISC_VIF_ID_S\t\t\t3\n#define\tCARL9170_TX_SUPER_MISC_FILL_IN_TSF\t\t0x40\n#define\tCARL9170_TX_SUPER_MISC_CAB\t\t\t0x80\n\n#define CARL9170_TX_SUPER_RI_TRIES\t\t\t0x7\n#define CARL9170_TX_SUPER_RI_TRIES_S\t\t\t0\n#define CARL9170_TX_SUPER_RI_ERP_PROT\t\t\t0x18\n#define CARL9170_TX_SUPER_RI_ERP_PROT_S\t\t\t3\n#define CARL9170_TX_SUPER_RI_AMPDU\t\t\t0x20\n#define CARL9170_TX_SUPER_RI_AMPDU_S\t\t\t5\n\nstruct _carl9170_tx_superdesc {\n\t__le16 len;\n\tu8 rix;\n\tu8 cnt;\n\tu8 cookie;\n\tu8 ampdu_settings;\n\tu8 misc;\n\tu8 padding;\n\tu8 ri[CARL9170_TX_MAX_RATES];\n\t__le32 rr[CARL9170_TX_MAX_RETRY_RATES];\n} __packed;\n\nstruct _carl9170_tx_superframe {\n\tstruct _carl9170_tx_superdesc s;\n\tstruct _ar9170_tx_hwdesc f;\n\tu8 frame_data[];\n} __packed __aligned(4);\n\n#define\tCARL9170_TX_SUPERDESC_LEN\t\t24\n#define\tAR9170_TX_HWDESC_LEN\t\t\t8\n#define\tCARL9170_TX_SUPERFRAME_LEN\t\t(CARL9170_TX_SUPERDESC_LEN + \\\n\t\t\t\t\t\t AR9170_TX_HWDESC_LEN)\n\nstruct ar9170_rx_head {\n\tu8 plcp[12];\n} __packed;\n\n#define\tAR9170_RX_HEAD_LEN\t\t\t12\n\nstruct ar9170_rx_phystatus {\n\tunion {\n\t\tstruct {\n\t\t\tu8 rssi_ant0, rssi_ant1, rssi_ant2,\n\t\t\t\trssi_ant0x, rssi_ant1x, rssi_ant2x,\n\t\t\t\trssi_combined;\n\t\t} __packed;\n\t\tu8 rssi[7];\n\t} __packed;\n\n\tu8 evm_stream0[6], evm_stream1[6];\n\tu8 phy_err;\n} __packed;\n\n#define\tAR9170_RX_PHYSTATUS_LEN\t\t\t20\n\nstruct ar9170_rx_macstatus {\n\tu8 SAidx, DAidx;\n\tu8 error;\n\tu8 status;\n} __packed;\n\n#define\tAR9170_RX_MACSTATUS_LEN\t\t\t4\n\nstruct ar9170_rx_frame_single {\n\tstruct ar9170_rx_head phy_head;\n\tstruct ieee80211_hdr i3e __packed __aligned(2);\n\tstruct ar9170_rx_phystatus phy_tail;\n\tstruct ar9170_rx_macstatus macstatus;\n};\n\nstruct ar9170_rx_frame_head {\n\tstruct ar9170_rx_head phy_head;\n\tstruct ieee80211_hdr i3e __packed __aligned(2);\n\tstruct ar9170_rx_macstatus macstatus;\n};\n\nstruct ar9170_rx_frame_middle {\n\tstruct ieee80211_hdr i3e __packed __aligned(2);\n\tstruct ar9170_rx_macstatus macstatus;\n};\n\nstruct ar9170_rx_frame_tail {\n\tstruct ieee80211_hdr i3e __packed __aligned(2);\n\tstruct ar9170_rx_phystatus phy_tail;\n\tstruct ar9170_rx_macstatus macstatus;\n};\n\nstruct ar9170_rx_frame {\n\tunion {\n\t\tstruct ar9170_rx_frame_single single;\n\t\tstruct ar9170_rx_frame_head head;\n\t\tstruct ar9170_rx_frame_middle middle;\n\t\tstruct ar9170_rx_frame_tail tail;\n\t};\n};\n\nstatic inline u8 ar9170_get_decrypt_type(struct ar9170_rx_macstatus *t)\n{\n\treturn (t->SAidx & 0xc0) >> 4 |\n\t       (t->DAidx & 0xc0) >> 6;\n}\n\n \nenum ar9170_txq {\n\tAR9170_TXQ_BK = 0,\t \n\tAR9170_TXQ_BE,\t\t \n\tAR9170_TXQ_VI,\t\t \n\tAR9170_TXQ_VO,\t\t \n\n\t__AR9170_NUM_TXQ,\n};\n\n#define\tAR9170_TXQ_DEPTH\t\t\t32\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}