{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v " "Source file: C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1464343656710 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1464343656710 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v " "Source file: C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1464343656730 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1464343656730 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v " "Source file: C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1464343656749 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1464343656749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464343659979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464343659981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 03:07:39 2016 " "Processing started: Fri May 27 03:07:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464343659981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343659981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343659981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1464343660344 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4CPU.qsys " "Elaborating Qsys system entity \"lab4CPU.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464343668063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Loading Lab4_Stable_NIOS/lab4CPU.qsys " "2016.05.27.03:07:51 Progress: Loading Lab4_Stable_NIOS/lab4CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Reading input file " "2016.05.27.03:07:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Adding character_recieved_input \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:51 Progress: Adding character_recieved_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Parameterizing module character_recieved_input " "2016.05.27.03:07:51 Progress: Parameterizing module character_recieved_input" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Adding character_sent_input \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:51 Progress: Adding character_sent_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Parameterizing module character_sent_input " "2016.05.27.03:07:51 Progress: Parameterizing module character_sent_input" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:51 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.05.27.03:07:51 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343671933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module clk_0 " "2016.05.27.03:07:52 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding cpu \[altera_nios2_qsys 15.1\] " "2016.05.27.03:07:52 Progress: Adding cpu \[altera_nios2_qsys 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module cpu " "2016.05.27.03:07:52 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\] " "2016.05.27.03:07:52 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module jtag_uart " "2016.05.27.03:07:52 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding led_output \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:52 Progress: Adding led_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module led_output " "2016.05.27.03:07:52 Progress: Parameterizing module led_output" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding load_output \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:52 Progress: Adding load_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module load_output " "2016.05.27.03:07:52 Progress: Parameterizing module load_output" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\] " "2016.05.27.03:07:52 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module onchip_mem " "2016.05.27.03:07:52 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding parallel_input \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:52 Progress: Adding parallel_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module parallel_input " "2016.05.27.03:07:52 Progress: Parameterizing module parallel_input" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding parallel_output \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:52 Progress: Adding parallel_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module parallel_output " "2016.05.27.03:07:52 Progress: Parameterizing module parallel_output" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Adding transmit_enable_output \[altera_avalon_pio 15.1\] " "2016.05.27.03:07:52 Progress: Adding transmit_enable_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing module transmit_enable_output " "2016.05.27.03:07:52 Progress: Parameterizing module transmit_enable_output" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Building connections " "2016.05.27.03:07:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Parameterizing connections " "2016.05.27.03:07:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:52 Progress: Validating " "2016.05.27.03:07:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343672903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.27.03:07:53 Progress: Done reading input file " "2016.05.27.03:07:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343673763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343674147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343674147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4CPU.cpu: Nios II Classic cores are no longer recommended for new projects " "Lab4CPU.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343674147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343674148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU: Generating lab4CPU \"lab4CPU\" for QUARTUS_SYNTH " "Lab4CPU: Generating lab4CPU \"lab4CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343677528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: Starting RTL generation for module 'lab4CPU_character_recieved_input' " "Character_recieved_input: Starting RTL generation for module 'lab4CPU_character_recieved_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343680820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_character_recieved_input --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0001_character_recieved_input_gen//lab4CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  \] " "Character_recieved_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_character_recieved_input --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0001_character_recieved_input_gen//lab4CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343680820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: Done RTL generation for module 'lab4CPU_character_recieved_input' " "Character_recieved_input: Done RTL generation for module 'lab4CPU_character_recieved_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343680972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: \"lab4CPU\" instantiated altera_avalon_pio \"character_recieved_input\" " "Character_recieved_input: \"lab4CPU\" instantiated altera_avalon_pio \"character_recieved_input\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343680979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab4CPU_cpu' " "Cpu: Starting RTL generation for module 'lab4CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343681015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4CPU_cpu --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0002_cpu_gen//lab4CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4CPU_cpu --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0002_cpu_gen//lab4CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343681016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:01 (*) Starting Nios II generation " "Cpu: # 2016.05.27 03:08:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:01 (*)   Checking for plaintext license. " "Cpu: # 2016.05.27 03:08:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64 " "Cpu: # 2016.05.27 03:08:04 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.05.27 03:08:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   Plaintext license not found. " "Cpu: # 2016.05.27 03:08:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.05.27 03:08:04 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.05.27 03:08:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:04 (*)   Creating all objects for CPU " "Cpu: # 2016.05.27 03:08:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:05 (*)   Generating RTL from CPU objects " "Cpu: # 2016.05.27 03:08:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:05 (*)   Creating plain-text RTL " "Cpu: # 2016.05.27 03:08:05 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.27 03:08:06 (*) Done Nios II generation " "Cpu: # 2016.05.27 03:08:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab4CPU_cpu' " "Cpu: Done RTL generation for module 'lab4CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"lab4CPU\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"lab4CPU\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab4CPU_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab4CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4CPU_jtag_uart --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0003_jtag_uart_gen//lab4CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4CPU_jtag_uart --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0003_jtag_uart_gen//lab4CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab4CPU_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab4CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab4CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab4CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: Starting RTL generation for module 'lab4CPU_led_output' " "Led_output: Starting RTL generation for module 'lab4CPU_led_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_led_output --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0004_led_output_gen//lab4CPU_led_output_component_configuration.pl  --do_build_sim=0  \] " "Led_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_led_output --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0004_led_output_gen//lab4CPU_led_output_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: Done RTL generation for module 'lab4CPU_led_output' " "Led_output: Done RTL generation for module 'lab4CPU_led_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: \"lab4CPU\" instantiated altera_avalon_pio \"led_output\" " "Led_output: \"lab4CPU\" instantiated altera_avalon_pio \"led_output\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343686998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: Starting RTL generation for module 'lab4CPU_load_output' " "Load_output: Starting RTL generation for module 'lab4CPU_load_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_load_output --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0005_load_output_gen//lab4CPU_load_output_component_configuration.pl  --do_build_sim=0  \] " "Load_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_load_output --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0005_load_output_gen//lab4CPU_load_output_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: Done RTL generation for module 'lab4CPU_load_output' " "Load_output: Done RTL generation for module 'lab4CPU_load_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: \"lab4CPU\" instantiated altera_avalon_pio \"load_output\" " "Load_output: \"lab4CPU\" instantiated altera_avalon_pio \"load_output\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'lab4CPU_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'lab4CPU_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4CPU_onchip_mem --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0006_onchip_mem_gen//lab4CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4CPU_onchip_mem --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0006_onchip_mem_gen//lab4CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'lab4CPU_onchip_mem' " "Onchip_mem: Done RTL generation for module 'lab4CPU_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"lab4CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"lab4CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: Starting RTL generation for module 'lab4CPU_parallel_input' " "Parallel_input: Starting RTL generation for module 'lab4CPU_parallel_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_parallel_input --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0007_parallel_input_gen//lab4CPU_parallel_input_component_configuration.pl  --do_build_sim=0  \] " "Parallel_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_parallel_input --dir=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/pshfls/AppData/Local/Temp/alt6948_3106346141842905282.dir/0007_parallel_input_gen//lab4CPU_parallel_input_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: Done RTL generation for module 'lab4CPU_parallel_input' " "Parallel_input: Done RTL generation for module 'lab4CPU_parallel_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: \"lab4CPU\" instantiated altera_avalon_pio \"parallel_input\" " "Parallel_input: \"lab4CPU\" instantiated altera_avalon_pio \"parallel_input\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343687522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343688958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343689851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab4CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab4CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343690998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU: Done \"lab4CPU\" with 29 modules, 43 files " "Lab4CPU: Done \"lab4CPU\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343691428 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4CPU.qsys " "Finished elaborating Qsys system entity \"lab4CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464343692675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit " "Found entity 1: transmit" {  } { { "SourceCode/transmit.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/transmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(13) " "Verilog HDL information at test.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "SourceCode/test.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/test.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464343692735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/test.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "SourceCode/test.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/start_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/start_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_detect " "Found entity 1: start_detect" {  } { { "SourceCode/start_detect.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/start_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SourceCode/SIPO.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIC bic receive.v(7) " "Verilog HDL Declaration information at receive.v(7): object \"BIC\" differs only in case from object \"bic\" in the same scope" {  } { { "SourceCode/receive.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/receive.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "SourceCode/receive.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692739 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PISO.v(14) " "Verilog HDL information at PISO.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "SourceCode/PISO.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/PISO.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464343692740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/piso.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/piso.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "SourceCode/PISO.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/PISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "SourceCode/buffer.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bsc.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "SourceCode/BSC.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/BSC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bic.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIC " "Found entity 1: BIC" {  } { { "SourceCode/BIC.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/BIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/lab4cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/lab4cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU " "Found entity 1: lab4CPU" {  } { { "db/ip/lab4cpu/lab4cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/lab4cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692750 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab4cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_character_recieved_input " "Found entity 1: lab4CPU_character_recieved_input" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_register_bank_a_module " "Found entity 1: lab4CPU_cpu_register_bank_a_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_cpu_register_bank_b_module " "Found entity 2: lab4CPU_cpu_register_bank_b_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4CPU_cpu_nios2_oci_debug " "Found entity 3: lab4CPU_cpu_nios2_oci_debug" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4CPU_cpu_ociram_sp_ram_module " "Found entity 4: lab4CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4CPU_cpu_nios2_ocimem " "Found entity 5: lab4CPU_cpu_nios2_ocimem" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4CPU_cpu_nios2_avalon_reg " "Found entity 6: lab4CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4CPU_cpu_nios2_oci_break " "Found entity 7: lab4CPU_cpu_nios2_oci_break" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4CPU_cpu_nios2_oci_xbrk " "Found entity 8: lab4CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4CPU_cpu_nios2_oci_dbrk " "Found entity 9: lab4CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4CPU_cpu_nios2_oci_itrace " "Found entity 10: lab4CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4CPU_cpu_nios2_oci_td_mode " "Found entity 11: lab4CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4CPU_cpu_nios2_oci_dtrace " "Found entity 12: lab4CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: lab4CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: lab4CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4CPU_cpu_nios2_oci_fifo " "Found entity 16: lab4CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4CPU_cpu_nios2_oci_pib " "Found entity 17: lab4CPU_cpu_nios2_oci_pib" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4CPU_cpu_nios2_oci_im " "Found entity 18: lab4CPU_cpu_nios2_oci_im" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4CPU_cpu_nios2_performance_monitors " "Found entity 19: lab4CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4CPU_cpu_nios2_oci " "Found entity 20: lab4CPU_cpu_nios2_oci" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4CPU_cpu " "Found entity 21: lab4CPU_cpu" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_sysclk " "Found entity 1: lab4CPU_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_tck " "Found entity 1: lab4CPU_cpu_jtag_debug_module_tck" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_wrapper " "Found entity 1: lab4CPU_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_oci_test_bench " "Found entity 1: lab4CPU_cpu_oci_test_bench" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_test_bench " "Found entity 1: lab4CPU_cpu_test_bench" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_irq_mapper " "Found entity 1: lab4CPU_irq_mapper" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_jtag_uart_sim_scfifo_w " "Found entity 1: lab4CPU_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692786 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_jtag_uart_scfifo_w " "Found entity 2: lab4CPU_jtag_uart_scfifo_w" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692786 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4CPU_jtag_uart_sim_scfifo_r " "Found entity 3: lab4CPU_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692786 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4CPU_jtag_uart_scfifo_r " "Found entity 4: lab4CPU_jtag_uart_scfifo_r" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692786 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4CPU_jtag_uart " "Found entity 5: lab4CPU_jtag_uart" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_led_output " "Found entity 1: lab4CPU_led_output" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_led_output.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_led_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_load_output.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_load_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_load_output " "Found entity 1: lab4CPU_load_output" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_load_output.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_load_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0 " "Found entity 1: lab4CPU_mm_interconnect_0" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_demux " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_mux " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692805 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router " "Found entity 2: lab4CPU_mm_interconnect_0_router" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692807 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_001 " "Found entity 2: lab4CPU_mm_interconnect_0_router_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692809 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_002 " "Found entity 2: lab4CPU_mm_interconnect_0_router_002" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464343692809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692810 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_003 " "Found entity 2: lab4CPU_mm_interconnect_0_router_003" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_demux " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_mux " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_onchip_mem " "Found entity 1: lab4CPU_onchip_mem" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_parallel_input " "Found entity 1: lab4CPU_parallel_input" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464343692817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections transmit.v(11) " "Verilog HDL error at transmit.v(11): using implicit port connections is a SystemVerilog feature" {  } { { "SourceCode/transmit.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/transmit.v" 11 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1464343692817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections transmit.v(12) " "Verilog HDL error at transmit.v(12): using implicit port connections is a SystemVerilog feature" {  } { { "SourceCode/transmit.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/transmit.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1464343692817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections transmit.v(13) " "Verilog HDL error at transmit.v(13): using implicit port connections is a SystemVerilog feature" {  } { { "SourceCode/transmit.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/transmit.v" 13 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1464343692817 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections transmit.v(14) " "Verilog HDL error at transmit.v(14): using implicit port connections is a SystemVerilog feature" {  } { { "SourceCode/transmit.v" "" { Text "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/SourceCode/transmit.v" 14 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1464343692817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/nios2_quartus2_project.map.smsg " "Generated suppressed messages file C:/Users/pshfls/Desktop/Lab4_Stable_NIOS/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464343692949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 27 03:08:12 2016 " "Processing ended: Fri May 27 03:08:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464343692949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464343692949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464343692949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343692949 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464343693544 ""}
