
<div align="center">
  
![header](https://capsule-render.vercel.app/api?type=Soft&text=RAINLEAF&color=000000&fontColor=ffffff&fontSize=30)
 <br/>
   <br/>
 ####  ğŸ–ï¸ About me ğŸ–ï¸
 Hello, I'm an Analog circuit designer. I'm studying Verilog HDL and C language as a hobby.
<br/>
  I love electronic devices and IT news.
<br/>
<br/>
  <br/>
 ####  ğŸ“Œ Purpose of this GitHub ğŸ“Œ
  Leave a trace of studying Verilog HDL and C for one day or more.
  <br/>
  Grow a little bit every day, even if it's just a little bit.
    <br/>
  <br/>
   ####  âœï¸ What I'm going to study âœï¸
  <img src="https://img.shields.io/badge/Verilog HDL-0077FF?style=for-the-badge&logo=v&logoColor=white">
      <br/>
  <img src="https://img.shields.io/badge/C Language-A8B9CC?style=for-the-badge&logo=c&logoColor=black"> 
    <br/>
    <br/>
    <br/>
  
![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=rainleaf98&show_icons=true&theme=dark)
</div>
