

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Sun Dec 22 14:13:32 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lab11_z2
* Solution:       solution4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop    |   64|   64|         4|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|    47|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    42|
|Register         |        -|      -|     84|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|     84|    89|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|   ~0  |     1|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |t_r_fu_88_p2       |     *    |      3|  0|  21|          32|          32|
    |i_1_fu_77_p2       |     +    |      0|  0|  15|           5|           1|
    |exitcond_fu_71_p2  |   icmp   |      0|  0|  11|           5|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0|  47|          42|          39|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_60   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|          8|    6|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   5|   0|    5|          0|
    |i_1_reg_95    |   5|   0|    5|          0|
    |i_reg_60      |   5|   0|    5|          0|
    |t_in_reg_110  |  32|   0|   32|          0|
    |t_r_reg_116   |  32|   0|   32|          0|
    |tmp_reg_100   |   5|   0|   64|         59|
    +--------------+----+----+-----+-----------+
    |Total         |  84|   0|  143|         59|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      foo     | return value |
|d_in_address0   | out |    4|  ap_memory |     d_in     |     array    |
|d_in_ce0        | out |    1|  ap_memory |     d_in     |     array    |
|d_in_q0         |  in |   32|  ap_memory |     d_in     |     array    |
|d_out_address0  | out |    4|  ap_memory |     d_out    |     array    |
|d_out_ce0       | out |    1|  ap_memory |     d_out    |     array    |
|d_out_we0       | out |    1|  ap_memory |     d_out    |     array    |
|d_out_d0        | out |   32|  ap_memory |     d_out    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

