Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 16 16:14:20 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.920        0.000                      0                  246        0.118        0.000                      0                  246        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.920        0.000                      0                  246        0.118        0.000                      0                  246        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[4]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[5]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[6]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.982ns (21.689%)  route 3.546ns (78.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.770     9.607    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.408    14.527    ats/receiver_unit/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.940ns (21.820%)  route 3.368ns (78.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  ats/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=29, routed)          1.751     7.286    ats/vga_sync_unit/v_count_reg_reg[9]_0[1]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.153     7.439 r  ats/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=2, routed)           0.972     8.411    ats/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.331     8.742 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=4, routed)           0.645     9.387    ats/vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.444    14.785    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X30Y42         FDRE (Setup_fdre_C_R)       -0.524    14.406    ats/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.982ns (22.380%)  route 3.406ns (77.620%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  ats/receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.613    ats/receiver_unit/counter_reg[3]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.737 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.140    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.528    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          1.031     8.683    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.154     8.837 r  ats/receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.630     9.467    ats/receiver_unit/rxshiftreg_0
    SLICE_X36Y38         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[9]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.408    14.528    ats/receiver_unit/rxshiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ats/TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.427%)  route 0.286ns (60.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/TxData_reg[0]/Q
                         net (fo=1, routed)           0.286     1.870    ats/nolabel_line68/Q[0]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.915 r  ats/nolabel_line68/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    ats/nolabel_line68/rightshiftreg[1]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.091     1.797    ats/nolabel_line68/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ats/TxData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.224ns (44.330%)  route 0.281ns (55.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  ats/TxData_reg[6]/Q
                         net (fo=1, routed)           0.281     1.852    ats/nolabel_line68/Q[3]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.096     1.948 r  ats/nolabel_line68/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.948    ats/nolabel_line68/rightshiftreg[7]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.107     1.813    ats/nolabel_line68/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ats/nolabel_line68/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  ats/nolabel_line68/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.059     1.630    ats/nolabel_line68/rightshiftreg_reg_n_0_[7]
    SLICE_X33Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.017     1.473    ats/nolabel_line68/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ats/nolabel_line68/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/nolabel_line68/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.696    ats/nolabel_line68/rightshiftreg_reg_n_0_[0]
    SLICE_X29Y38         FDSE                                         r  ats/nolabel_line68/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X29Y38         FDSE                                         r  ats/nolabel_line68/TxD_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X29Y38         FDSE (Hold_fdse_C_D)         0.070     1.530    ats/nolabel_line68/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=7, routed)           0.098     1.682    ats/receiver_unit/Q[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.048     1.730 r  ats/receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.730    ats/receiver_unit_n_8
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     1.563    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ats/nolabel_line68/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/nolabel_line68/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.098     1.682    ats/nolabel_line68/rightshiftreg_reg_n_0_[6]
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.049     1.731 r  ats/nolabel_line68/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.731    ats/nolabel_line68/rightshiftreg[5]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[5]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.107     1.563    ats/nolabel_line68/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=7, routed)           0.098     1.682    ats/receiver_unit/Q[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.727 r  ats/receiver_unit/TxData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    ats/receiver_unit_n_11
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  ats/TxData_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     1.547    ats/TxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.828%)  route 0.125ns (40.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ats/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=29, routed)          0.125     1.713    ats/vga_sync_unit/v_count_reg_reg[9]_0[0]
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  ats/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    ats/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.091     1.551    ats/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ats/direc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/direc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ats/direc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/direc_reg[2]/Q
                         net (fo=6, routed)           0.117     1.702    ats/direc[2]
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  ats/direc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    ats/direc[2]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  ats/direc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    ats/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ats/direc_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091     1.535    ats/direc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ats/nolabel_line68/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line68/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.641%)  route 0.182ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/nolabel_line68/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.182     1.766    ats/nolabel_line68/rightshiftreg_reg_n_0_[1]
    SLICE_X29Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.956    ats/nolabel_line68/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  ats/nolabel_line68/rightshiftreg_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.070     1.548    ats/nolabel_line68/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y35   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y37   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y37   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   ats/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   ats/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   ats/vga_sync_unit/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ats/vga_sync_unit/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ats/vga_sync_unit/v_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ats/vga_sync_unit/v_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   ats/vga_sync_unit/v_count_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   ats/TxData_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   ats/TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y38   ats/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   ats/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   ats/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   ats/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   ats/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   ats/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   ats/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   ats/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   ats/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   ats/direc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43   ats/vga_sync_unit/h_count_reg_reg[0]/C



