# RISC-V-Superscalar-32x32-Register-File-ALU

This repository aims to implement a superscalar 4-Read/2-Write register file. If implemented correctly, two different RISC-V should be able to execute completely in parallel 

Made by Ryan Thomas
