Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 26 23:45:43 2026
| Host         : violet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.349      -74.833                     93               102753        0.026        0.000                      0               102753        3.000        0.000                       0                 17193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.659        0.000                      0                16436        0.026        0.000                      0                16436        3.750        0.000                       0                  7381  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -1.349      -74.833                     93                86083        0.112        0.000                      0                86083        8.750        0.000                       0                  9808  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        5.522        0.000                      0                   61        0.038        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           6.602        0.000                      0                   96        0.575        0.000                      0                   96  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       10.013        0.000                      0                   78        2.690        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.580ns (6.834%)  route 7.907ns (93.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.249    11.610    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y106        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.580ns (6.839%)  route 7.901ns (93.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.243    11.604    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y105        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.653    12.832    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y105        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X32Y105        FDRE (Setup_fdre_C_R)       -0.524    12.269    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 0.580ns (6.842%)  route 7.897ns (93.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.239    11.600    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X36Y107        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.652    12.831    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/C
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X36Y107        FDRE (Setup_fdre_C_R)       -0.524    12.268    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 0.580ns (6.842%)  route 7.897ns (93.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.829     3.123    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y17          FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     3.579 f  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          6.658    10.237    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X43Y113        LUT1 (Prop_lut1_I0_O)        0.124    10.361 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=60, routed)          1.239    11.600    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X36Y107        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.652    12.831    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/C
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X36Y107        FDRE (Setup_fdre_C_R)       -0.524    12.268    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.117     1.256    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[29]
    SLICE_X37Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.972%)  route 0.120ns (46.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.120     1.236    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X44Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.046     1.202    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.228     1.261    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/gpio2_io_o[8]
    SLICE_X51Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.821     1.187    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.072     1.224    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.085%)  route 0.229ns (61.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.546     0.882    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X51Y26         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]/Q
                         net (fo=2, routed)           0.229     1.252    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0[15]
    SLICE_X45Y26         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.814     1.180    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X45Y26         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.575%)  route 0.205ns (52.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.565     0.901    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y48         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/Q
                         net (fo=1, routed)           0.205     1.246    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[8]
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.291 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[8]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/p_1_in[8]
    SLICE_X33Y52         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.826     1.192    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091     1.253    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.589     0.925    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.115     1.181    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X22Y33         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.856     1.222    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X22Y33         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.263     0.959    
    SLICE_X22Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.142    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.148%)  route 0.208ns (52.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.565     0.901    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[6]/Q
                         net (fo=1, routed)           0.208     1.250    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[6]
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.295 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[6]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/p_1_in[6]
    SLICE_X35Y51         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.826     1.192    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.583     0.919    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X15Y25         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.117     1.176    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X16Y25         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.849     1.215    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y25         SRL16E                                       r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.135    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.439%)  route 0.222ns (57.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.553     0.889    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.222     1.275    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X44Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.434%)  route 0.156ns (52.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.156     1.272    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X37Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y28  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y42   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y42   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack       -1.349ns,  Total Violation      -74.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[21]/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    20.877    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[21]
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[24]/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    20.877    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[24]
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    20.877    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]_rep/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    20.877    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[29]_rep
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X38Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[7]/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    20.877    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         20.877    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.533ns  (logic 5.234ns (25.491%)  route 15.299ns (74.509%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.900    22.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.495    21.495    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[25]/C
                         clock pessimism             -0.010    21.485    
                         clock uncertainty           -0.084    21.402    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    20.973    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[25]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.533ns  (logic 5.234ns (25.491%)  route 15.299ns (74.509%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.900    22.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.495    21.495    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[8]/C
                         clock pessimism             -0.010    21.485    
                         clock uncertainty           -0.084    21.402    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    20.973    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.533ns  (logic 5.234ns (25.491%)  route 15.299ns (74.509%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.900    22.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.495    21.495    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[14]/C
                         clock pessimism             -0.010    21.485    
                         clock uncertainty           -0.084    21.402    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    20.973    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.533ns  (logic 5.234ns (25.491%)  route 15.299ns (74.509%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.900    22.236    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.495    21.495    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X39Y6          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[15]/C
                         clock pessimism             -0.010    21.485    
                         clock uncertainty           -0.084    21.402    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    20.973    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 5.234ns (25.504%)  route 15.289ns (74.496%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.703     1.703    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_1/Q
                         net (fo=444, routed)         2.225     4.384    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/A2
    SLICE_X108Y88        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.408     4.792 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/OA
    SLICE_X108Y88        MUXF7 (Prop_muxf7_I1_O)      0.214     5.006 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F7.A/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/O1
    SLICE_X108Y88        MUXF8 (Prop_muxf8_I1_O)      0.088     5.094 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/F8/O
                         net (fo=1, routed)           1.474     6.568    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18_n_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.319     6.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     6.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_27_n_0
    SLICE_X95Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     7.099 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_12_n_0
    SLICE_X95Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     7.193 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, routed)           2.118     9.310    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.316     9.626 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.474    11.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/spo[18]
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.124    11.224 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7/O
                         net (fo=2, routed)           0.858    12.082    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[2]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.206 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13/O
                         net (fo=2, routed)           0.632    12.838    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/rs_lt_rd_carry__0_i_13_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.962 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd[10]_i_14/O
                         net (fo=1, routed)           0.149    13.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_9
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[10]_i_10/O
                         net (fo=12, routed)          1.055    14.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[30]_0[4]
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.414 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18/O
                         net (fo=1, routed)           0.000    14.414    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd[11]_i_18_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.812 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[11]_i_13_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.926    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[15]_i_15_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[19]_i_13_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wd_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.737    15.999    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/adder_res[20]
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.325    16.324 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10/O
                         net (fo=1, routed)           0.317    16.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_10_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.326    16.967 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd[20]_i_5/O
                         net (fo=3, routed)           0.752    17.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/exe_alutype_reg[2]_12
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15/O
                         net (fo=3, routed)           0.815    18.658    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_eq_rd_carry__0_i_15_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.782 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/rs_lt_rd_carry__1_i_2/O
                         net (fo=1, routed)           0.666    19.448    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2_0[2]
    SLICE_X40Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.846 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.846    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/id_stage0/rs_lt_rd_carry__2/CO[3]
                         net (fo=1, routed)           0.631    20.591    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/pc_reg[31][0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.124    20.715 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3/O
                         net (fo=32, routed)          0.498    21.213    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_3_n_0
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.124    21.337 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1/O
                         net (fo=68, routed)          0.889    22.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.494    21.494    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/clk
    SLICE_X39Y7          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[11]/C
                         clock pessimism             -0.010    21.484    
                         clock uncertainty           -0.084    21.401    
    SLICE_X39Y7          FDRE (Setup_fdre_C_R)       -0.429    20.972    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -1.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.777%)  route 0.303ns (68.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.559     0.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/clk
    SLICE_X47Y12         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[12]/Q
                         net (fo=36, routed)          0.303     1.002    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/D[12]
    SLICE_X53Y4          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.825     0.825    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/clk
    SLICE_X53Y4          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[7][12]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y4          FDRE (Hold_fdre_C_D)         0.070     0.890    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.473%)  route 0.307ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.582     0.582    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X83Y57         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/Q
                         net (fo=12, routed)          0.307     1.030    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/A0
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/WCLK
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_A/CLK
                         clock pessimism             -0.253     0.598    
    SLICE_X82Y58         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.473%)  route 0.307ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.582     0.582    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X83Y57         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/Q
                         net (fo=12, routed)          0.307     1.030    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/A0
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/WCLK
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_B/CLK
                         clock pessimism             -0.253     0.598    
    SLICE_X82Y58         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.473%)  route 0.307ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.582     0.582    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X83Y57         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/Q
                         net (fo=12, routed)          0.307     1.030    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/A0
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/WCLK
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_C/CLK
                         clock pessimism             -0.253     0.598    
    SLICE_X82Y58         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.473%)  route 0.307ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.582     0.582    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X83Y57         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]/Q
                         net (fo=12, routed)          0.307     1.030    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/A0
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/WCLK
    SLICE_X82Y58         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.253     0.598    
    SLICE_X82Y58         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.908    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.512%)  route 0.323ns (63.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.555     0.555    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X45Y18         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[28]/Q
                         net (fo=10, routed)          0.323     1.019    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg_n_0_[28]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.064 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.064    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_dreg_o[28]
    SLICE_X50Y13         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/clk
    SLICE_X50Y13         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[28]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.120     0.935    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.590     0.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X87Y3          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y3          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wa_reg[3]/Q
                         net (fo=7, routed)           0.068     0.799    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/mem_wa_i[3]
    SLICE_X87Y3          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.858     0.858    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/clk
    SLICE_X87Y3          FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[3]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X87Y3          FDRE (Hold_fdre_C_D)         0.078     0.668    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.717%)  route 0.508ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.578     0.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X56Y50         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/Q
                         net (fo=898, routed)         0.508     1.227    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/A3
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/WCLK
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A/CLK
                         clock pessimism              0.000     0.852    
    SLICE_X58Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.092    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.717%)  route 0.508ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.578     0.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X56Y50         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/Q
                         net (fo=898, routed)         0.508     1.227    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/A3
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/WCLK
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_B/CLK
                         clock pessimism              0.000     0.852    
    SLICE_X58Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.092    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.717%)  route 0.508ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.578     0.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X56Y50         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[5]_replica_9/Q
                         net (fo=898, routed)         0.508     1.227    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/A3
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/WCLK
    SLICE_X58Y44         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_C/CLK
                         clock pessimism              0.000     0.852    
    SLICE_X58Y44         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.092    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y1      design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y4       design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y0       design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y5      design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y8      design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y4       design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y4       design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][31]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y11     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[9][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y66     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X86Y34     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y58     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y26    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y23    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y23    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.609ns  (logic 0.608ns (23.303%)  route 2.001ns (76.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.843    13.137    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y108        FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDSE (Prop_fdse_C_Q)         0.456    13.593 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.001    15.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/rxd
    SLICE_X37Y76         LUT3 (Prop_lut3_I0_O)        0.152    15.746 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/RxD_sync[0]_i_1/O
                         net (fo=1, routed)           0.000    15.746    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen_n_7
    SLICE_X37Y76         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.464    21.464    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/clk
    SLICE_X37Y76         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/C
                         clock pessimism              0.000    21.464    
                         clock uncertainty           -0.270    21.193    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.075    21.268    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -15.746    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.226ns  (logic 0.456ns (20.485%)  route 1.770ns (79.515%))
  Logic Levels:           0  
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.652    12.946    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.770    15.172    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[13]
    SLICE_X54Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.537    21.537    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X54Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]/C
                         clock pessimism              0.000    21.537    
                         clock uncertainty           -0.270    21.266    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)       -0.031    21.235    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         21.235    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.670ns  (logic 0.456ns (27.305%)  route 1.214ns (72.695%))
  Logic Levels:           0  
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.652    12.946    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           1.214    14.616    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[12]
    SLICE_X53Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.467    21.467    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X53Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]/C
                         clock pessimism              0.000    21.467    
                         clock uncertainty           -0.270    21.196    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)       -0.067    21.129    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.549ns  (logic 0.456ns (29.440%)  route 1.093ns (70.560%))
  Logic Levels:           0  
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.843    13.137    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456    13.593 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.093    14.686    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[4]
    SLICE_X53Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.641    21.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X53Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]/C
                         clock pessimism              0.000    21.641    
                         clock uncertainty           -0.270    21.371    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)       -0.081    21.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.373ns  (logic 0.518ns (37.730%)  route 0.855ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 13.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.832    13.126    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518    13.644 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.855    14.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[10]
    SLICE_X55Y98         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.537    21.537    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X55Y98         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[10]/C
                         clock pessimism              0.000    21.537    
                         clock uncertainty           -0.270    21.266    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)       -0.067    21.199    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.393ns  (logic 0.518ns (37.183%)  route 0.875ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 13.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.832    13.126    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518    13.644 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.875    14.519    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[15]
    SLICE_X54Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.537    21.537    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X54Y99         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[15]/C
                         clock pessimism              0.000    21.537    
                         clock uncertainty           -0.270    21.266    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)       -0.028    21.238    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.426ns  (logic 0.456ns (31.977%)  route 0.970ns (68.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.843    13.137    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    13.593 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.970    14.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[14]
    SLICE_X49Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.651    21.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X49Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/C
                         clock pessimism              0.000    21.651    
                         clock uncertainty           -0.270    21.381    
    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.067    21.314    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         21.314    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.587ns  (logic 0.456ns (28.740%)  route 1.131ns (71.260%))
  Logic Levels:           0  
  Clock Path Skew:        -1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.651    12.945    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           1.131    14.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn[5]
    SLICE_X51Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.641    21.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[5]/C
                         clock pessimism              0.000    21.641    
                         clock uncertainty           -0.270    21.371    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)       -0.081    21.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.409%)  route 0.951ns (67.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.843    13.137    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    13.593 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.951    14.544    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[7]
    SLICE_X48Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.651    21.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X48Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[7]/C
                         clock pessimism              0.000    21.651    
                         clock uncertainty           -0.270    21.381    
    SLICE_X48Y103        FDCE (Setup_fdce_C_D)       -0.061    21.320    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.140%)  route 0.920ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 13.137 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.843    13.137    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456    13.593 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.920    14.513    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[7]
    SLICE_X52Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.641    21.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[7]/C
                         clock pessimism              0.000    21.641    
                         clock uncertainty           -0.270    21.371    
    SLICE_X52Y101        FDCE (Setup_fdce_C_D)       -0.058    21.313    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         21.313    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  6.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.940%)  route 0.173ns (55.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.635     0.971    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.173     1.285    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[19]
    SLICE_X51Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.906     0.906    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.270     1.176    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.070     1.246    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.719%)  route 0.129ns (50.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.129     1.231    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[23]
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.012     1.192    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.169     1.284    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[31]
    SLICE_X38Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X38Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X38Y103        FDCE (Hold_fdce_C_D)         0.063     1.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.585%)  route 0.175ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.175     1.290    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2[3]
    SLICE_X52Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.907     0.907    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y101        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.270     1.177    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.070     1.247    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_2_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.168     1.283    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[27]
    SLICE_X38Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X38Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[27]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X38Y103        FDCE (Hold_fdce_C_D)         0.059     1.239    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.220%)  route 0.185ns (56.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.185     1.300    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[25]
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.070     1.250    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.522%)  route 0.169ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.169     1.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn[0]
    SLICE_X50Y97         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.821     0.821    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X50Y97         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.270     1.091    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.059     1.150    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.395%)  route 0.168ns (50.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.168     1.307    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[10]
    SLICE_X45Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X45Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X45Y103        FDCE (Hold_fdce_C_D)         0.070     1.250    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.163%)  route 0.170ns (50.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.170     1.308    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[20]
    SLICE_X41Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X41Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[20]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X41Y104        FDCE (Hold_fdce_C_D)         0.070     1.250    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.460%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.638     0.974    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.191     1.306    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[29]
    SLICE_X39Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.910     0.910    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y103        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.270     1.180    
    SLICE_X39Y103        FDCE (Hold_fdce_C_D)         0.066     1.246    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.405    12.508    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X0Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.361    12.552    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X0Y42          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y42          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.361    12.552    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.865%)  route 2.058ns (74.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.176     5.906    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X0Y42          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.658    12.837    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X0Y42          FDPE (Recov_fdpe_C_PRE)     -0.361    12.552    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.718ns (26.049%)  route 2.038ns (73.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.836     3.130    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.549 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.882     4.431    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.299     4.730 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.157     5.886    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y47          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.660    12.840    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y47          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X2Y47          FDPE (Recov_fdpe_C_PRE)     -0.361    12.554    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  6.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.922    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.922    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.922    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.258%)  route 0.357ns (65.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.622     0.958    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180     1.279    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.324 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.500    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y37          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.890     1.256    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.993    
    SLICE_X4Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.922    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.246ns (42.373%)  route 0.335ns (57.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y39          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.129     1.206    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.304 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y41         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y41         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.246ns (42.373%)  route 0.335ns (57.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y39          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.129     1.206    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.304 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y41         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y41         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.246ns (42.373%)  route 0.335ns (57.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.594     0.929    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y39          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.077 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.129     1.206    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.304 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.510    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y41         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.864     1.230    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y41         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.963%)  route 0.378ns (67.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.624     0.960    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.269    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.045     1.314 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.210     1.524    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X2Y43          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.895     1.261    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y43          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.013ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_avai_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 0.580ns (6.149%)  route 8.852ns (93.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.385    11.087    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X43Y20         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_avai_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.484    21.484    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X43Y20         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_avai_reg/C
                         clock pessimism              0.105    21.589    
                         clock uncertainty           -0.084    21.505    
    SLICE_X43Y20         FDCE (Recov_fdce_C_CLR)     -0.405    21.100    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_avai_reg
  -------------------------------------------------------------------
                         required time                         21.100    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                 10.013    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.580ns (6.202%)  route 8.772ns (93.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.305    11.007    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X28Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X28Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.580ns (6.202%)  route 8.772ns (93.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.305    11.007    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X28Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X28Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.580ns (6.202%)  route 8.772ns (93.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.305    11.007    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X28Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X28Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[5]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.580ns (6.202%)  route 8.772ns (93.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.305    11.007    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X28Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X28Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.580ns (6.204%)  route 8.768ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.301    11.003    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X29Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X29Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[0]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.580ns (6.204%)  route 8.768ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.301    11.003    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X29Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X29Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.580ns (6.204%)  route 8.768ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        7.301    11.003    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X29Y12         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.567    21.567    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X29Y12         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/C
                         clock pessimism              0.105    21.672    
                         clock uncertainty           -0.084    21.588    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405    21.183    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.514ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.580ns (6.455%)  route 8.405ns (93.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 21.653 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        6.938    10.640    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X40Y104        FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.653    21.653    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]/C
                         clock pessimism             -0.010    21.643    
                         clock uncertainty           -0.084    21.559    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.405    21.154    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         21.154    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 10.514    

Slack (MET) :             10.514ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.580ns (6.455%)  route 8.405ns (93.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 21.653 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.655     1.655    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.456     2.111 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          1.467     3.578    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.702 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        6.938    10.640    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X40Y104        FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        1.653    21.653    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X40Y104        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/C
                         clock pessimism             -0.010    21.643    
                         clock uncertainty           -0.084    21.559    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.405    21.154    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         21.154    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 10.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.690ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.186ns (6.481%)  route 2.684ns (93.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.049     3.421    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X45Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X45Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/C
                         clock pessimism              0.000     0.823    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.186ns (6.481%)  route 2.684ns (93.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.049     3.421    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X45Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X45Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/C
                         clock pessimism              0.000     0.823    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.186ns (6.481%)  route 2.684ns (93.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.049     3.421    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X45Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X45Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/C
                         clock pessimism              0.000     0.823    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.186ns (6.481%)  route 2.684ns (93.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.049     3.421    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X45Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X45Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/C
                         clock pessimism              0.000     0.823    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.695ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.186ns (6.471%)  route 2.688ns (93.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.054     3.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X44Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X44Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/C
                         clock pessimism              0.000     0.823    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.186ns (6.471%)  route 2.688ns (93.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.054     3.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X44Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X44Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[5]/C
                         clock pessimism              0.000     0.823    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.186ns (6.471%)  route 2.688ns (93.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.054     3.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X44Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X44Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[6]/C
                         clock pessimism              0.000     0.823    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.186ns (6.471%)  route 2.688ns (93.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.054     3.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X44Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X44Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[7]/C
                         clock pessimism              0.000     0.823    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.796ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.186ns (6.252%)  route 2.789ns (93.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.155     3.527    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X43Y90         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.823     0.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X43Y90         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/C
                         clock pessimism              0.000     0.823    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.834ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.186ns (6.127%)  route 2.850ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X39Y21         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=21, routed)          0.634     1.327    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[31][0]_0
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.372 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/sw_1_ff[31]_i_1/O
                         net (fo=1310, routed)        2.215     3.587    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X50Y96         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9806, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X50Y96         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[3]/C
                         clock pessimism              0.000     0.820    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.753    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/btn_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  2.834    





