m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/fpga/MatrixMultiplier/simulation/modelsim
vmicrocode
Z1 !s110 1616081680
!i10b 1
!s100 n:Pn9Ci;K95EJb@om4h<20
IlED=WSRPV8@c6PJA?o60k1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1615476478
8E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v
FE:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1616081680.000000
!s107 E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit|E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit
Z6 tCvgOpt 0
vtb_mux2_CU
R1
!i10b 1
!s100 C`AG`YjQ>DGV@@lQimcQ71
IiQ1;UNZeL82blD4^L;U[Z0
R2
R0
w1616080454
8E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v
FE:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches|E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches
R6
ntb_mux2_@c@u
