Developing a Single cycle RISC-V core to be used as a building block to implement a pipelined version.
