Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top_dwe.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_dwe.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_dwe"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : top_dwe
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "output_dwe.vf" in library work
Module <OR12_MXILINX_output_dwe> compiled
Module <OR8_MXILINX_output_dwe> compiled
Module <OR6_MXILINX_output_dwe> compiled
Compiling verilog file "nso_dwe.vf" in library work
Module <output_dwe> compiled
Compiling verilog file "slowClk.v" in library work
Module <nso_dwe> compiled
Compiling verilog file "final_top_dwe.vf" in library work
Module <slowClk> compiled
Module <nso_dwe_MUSER_final_top_dwe> compiled
Module <OR12_MXILINX_final_top_dwe> compiled
Module <OR8_MXILINX_final_top_dwe> compiled
Module <OR6_MXILINX_final_top_dwe> compiled
Module <output_dwe_MUSER_final_top_dwe> compiled
Compiling verilog file "top_dwe.vf" in library work
Module <final_top_dwe> compiled
Module <nso_dwe_MUSER_top_dwe> compiled
Module <OR12_MXILINX_top_dwe> compiled
Module <OR8_MXILINX_top_dwe> compiled
Module <OR6_MXILINX_top_dwe> compiled
Module <output_dwe_MUSER_top_dwe> compiled
Module <final_top_dwe_MUSER_top_dwe> compiled
Module <top_dwe> compiled
No errors in compilation
Analysis of file <"top_dwe.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_dwe> in library <work>.

Analyzing hierarchy for module <slowClk> in library <work> with parameters.
	MAX = "00000001011111010111100001000000"

Analyzing hierarchy for module <final_top_dwe_MUSER_top_dwe> in library <work>.

Analyzing hierarchy for module <output_dwe_MUSER_top_dwe> in library <work>.

Analyzing hierarchy for module <nso_dwe_MUSER_top_dwe> in library <work>.

Analyzing hierarchy for module <OR6_MXILINX_top_dwe> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_top_dwe> in library <work>.

Analyzing hierarchy for module <OR12_MXILINX_top_dwe> in library <work>.

Analyzing hierarchy for module <OR6_MXILINX_top_dwe> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_top_dwe> in library <work>.

Analyzing hierarchy for module <OR12_MXILINX_top_dwe> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_dwe>.
Module <top_dwe> is correct for synthesis.
 
    Set user-defined property "LOC =  J4" for signal <Brake> in unit <top_dwe>.
    Set user-defined property "LOC =  P8" for signal <Clock> in unit <top_dwe>.
    Set user-defined property "LOC =  K3" for signal <L> in unit <top_dwe>.
    Set user-defined property "LOC =  K2" for signal <R> in unit <top_dwe>.
    Set user-defined property "LOC =  K4" for signal <Reset> in unit <top_dwe>.
    Set user-defined property "LOC =  F15" for signal <LA> in unit <top_dwe>.
    Set user-defined property "LOC =  P12" for signal <LB> in unit <top_dwe>.
    Set user-defined property "LOC =  M10" for signal <LC> in unit <top_dwe>.
    Set user-defined property "LOC =  H1" for signal <RA> in unit <top_dwe>.
    Set user-defined property "LOC =  J1" for signal <RB> in unit <top_dwe>.
    Set user-defined property "LOC =  J2" for signal <RC> in unit <top_dwe>.
Analyzing module <slowClk> in library <work>.
	MAX = 32'sb00000001011111010111100001000000
Module <slowClk> is correct for synthesis.
 
Analyzing module <final_top_dwe_MUSER_top_dwe> in library <work>.
Module <final_top_dwe_MUSER_top_dwe> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <final_top_dwe_MUSER_top_dwe>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <final_top_dwe_MUSER_top_dwe>.
Analyzing module <output_dwe_MUSER_top_dwe> in library <work>.
Module <output_dwe_MUSER_top_dwe> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_19_1" for instance <XLXI_19> in unit <output_dwe_MUSER_top_dwe>.
    Set user-defined property "HU_SET =  XLXI_20_2" for instance <XLXI_20> in unit <output_dwe_MUSER_top_dwe>.
    Set user-defined property "HU_SET =  XLXI_21_3" for instance <XLXI_21> in unit <output_dwe_MUSER_top_dwe>.
    Set user-defined property "HU_SET =  XLXI_22_4" for instance <XLXI_22> in unit <output_dwe_MUSER_top_dwe>.
    Set user-defined property "HU_SET =  XLXI_23_5" for instance <XLXI_23> in unit <output_dwe_MUSER_top_dwe>.
    Set user-defined property "HU_SET =  XLXI_8_0" for instance <XLXI_8> in unit <output_dwe_MUSER_top_dwe>.
Analyzing module <OR6_MXILINX_top_dwe.1> in library <work>.
Module <OR6_MXILINX_top_dwe.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <OR6_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <OR6_MXILINX_top_dwe.1>.
Analyzing module <OR8_MXILINX_top_dwe.1> in library <work>.
Module <OR8_MXILINX_top_dwe.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_top_dwe.1>.
Analyzing module <OR12_MXILINX_top_dwe.1> in library <work>.
Module <OR12_MXILINX_top_dwe.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <OR12_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <OR12_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <OR12_MXILINX_top_dwe.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_187> in unit <OR12_MXILINX_top_dwe.1>.
Analyzing module <OR6_MXILINX_top_dwe.2> in library <work>.
Module <OR6_MXILINX_top_dwe.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <OR6_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <OR6_MXILINX_top_dwe.2>.
Analyzing module <OR8_MXILINX_top_dwe.2> in library <work>.
Module <OR8_MXILINX_top_dwe.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_top_dwe.2>.
Analyzing module <OR12_MXILINX_top_dwe.2> in library <work>.
Module <OR12_MXILINX_top_dwe.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <OR12_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <OR12_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <OR12_MXILINX_top_dwe.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_187> in unit <OR12_MXILINX_top_dwe.2>.
Analyzing module <nso_dwe_MUSER_top_dwe> in library <work>.
Module <nso_dwe_MUSER_top_dwe> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <slowClk>.
    Related source file is "slowClk.v".
WARNING:Xst:1780 - Signal <currentState> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <slowClk>.
    Found 33-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <slowClk> synthesized.


Synthesizing Unit <nso_dwe_MUSER_top_dwe>.
    Related source file is "top_dwe.vf".
Unit <nso_dwe_MUSER_top_dwe> synthesized.


Synthesizing Unit <OR6_MXILINX_top_dwe_1>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR6_MXILINX_top_dwe_1> synthesized.


Synthesizing Unit <OR8_MXILINX_top_dwe_1>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_top_dwe_1> synthesized.


Synthesizing Unit <OR12_MXILINX_top_dwe_1>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR12_MXILINX_top_dwe_1> synthesized.


Synthesizing Unit <OR6_MXILINX_top_dwe_2>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR6_MXILINX_top_dwe_2> synthesized.


Synthesizing Unit <OR8_MXILINX_top_dwe_2>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_top_dwe_2> synthesized.


Synthesizing Unit <OR12_MXILINX_top_dwe_2>.
    Related source file is "top_dwe.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR12_MXILINX_top_dwe_2> synthesized.


Synthesizing Unit <output_dwe_MUSER_top_dwe>.
    Related source file is "top_dwe.vf".
Unit <output_dwe_MUSER_top_dwe> synthesized.


Synthesizing Unit <final_top_dwe_MUSER_top_dwe>.
    Related source file is "top_dwe.vf".
Unit <final_top_dwe_MUSER_top_dwe> synthesized.


Synthesizing Unit <top_dwe>.
    Related source file is "top_dwe.vf".
Unit <top_dwe> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 33-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 33-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_dwe> ...

Optimizing unit <nso_dwe_MUSER_top_dwe> ...

Optimizing unit <OR6_MXILINX_top_dwe_1> ...

Optimizing unit <OR8_MXILINX_top_dwe_1> ...

Optimizing unit <OR12_MXILINX_top_dwe_1> ...

Optimizing unit <OR6_MXILINX_top_dwe_2> ...

Optimizing unit <OR8_MXILINX_top_dwe_2> ...

Optimizing unit <OR12_MXILINX_top_dwe_2> ...

Optimizing unit <output_dwe_MUSER_top_dwe> ...

Optimizing unit <final_top_dwe_MUSER_top_dwe> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_dwe, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_dwe.ngr
Top Level Output File Name         : top_dwe
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 159
#      AND2                        : 8
#      AND2B1                      : 4
#      AND4B2                      : 2
#      GND                         : 7
#      INV                         : 3
#      LUT1                        : 32
#      LUT4                        : 8
#      MUXCY                       : 41
#      OR2                         : 2
#      OR3                         : 4
#      OR4                         : 13
#      VCC                         : 1
#      XNOR2                       : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 41
#      FD                          : 7
#      FDE                         : 1
#      FDR                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6
# Others                           : 18
#      FMAP                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       22  out of   7680     0%  
 Number of Slice Flip Flops:             41  out of  15360     0%  
 Number of 4 input LUTs:                 43  out of  15360     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    173     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 34    |
XLXI_2/slowClk                     | NONE(XLXI_9/XLXI_9)    | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.543ns (Maximum Frequency: 152.845MHz)
   Minimum input arrival time before clock: 5.987ns
   Maximum output required time after clock: 11.543ns
   Maximum combinational path delay: 11.789ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 6.543ns (frequency: 152.845MHz)
  Total number of paths / destination ports: 1684 / 68
-------------------------------------------------------------------------
Delay:               6.543ns (Levels of Logic = 9)
  Source:            XLXI_2/counter_9 (FF)
  Destination:       XLXI_2/counter_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_2/counter_9 to XLXI_2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  XLXI_2/counter_9 (XLXI_2/counter_9)
     LUT4:I0->O            1   0.551   0.000  XLXI_2/slowClk_cmp_eq0000_wg_lut<1> (XLXI_2/slowClk_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<1> (XLXI_2/slowClk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<2> (XLXI_2/slowClk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<3> (XLXI_2/slowClk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<4> (XLXI_2/slowClk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<5> (XLXI_2/slowClk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<6> (XLXI_2/slowClk_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  XLXI_2/slowClk_cmp_eq0000_wg_cy<7> (XLXI_2/slowClk_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O          34   0.281   1.865  XLXI_2/slowClk_cmp_eq0000_wg_cy<8> (XLXI_2/slowClk_cmp_eq0000)
     FDR:R                     1.026          XLXI_2/counter_0
    ----------------------------------------
    Total                      6.543ns (3.462ns logic, 3.081ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/slowClk'
  Clock period: 4.544ns (frequency: 220.070MHz)
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               4.544ns (Levels of Logic = 2)
  Source:            XLXI_9/XLXI_3 (FF)
  Destination:       XLXI_9/XLXI_3 (FF)
  Source Clock:      XLXI_2/slowClk rising
  Destination Clock: XLXI_2/slowClk rising

  Data Path: XLXI_9/XLXI_3 to XLXI_9/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.720   0.917  XLXI_9/XLXI_3 (XLXI_9/S<0>)
     AND2:I0->O            1   0.551   0.801  XLXI_9/XLXI_2/XLXI_2 (XLXI_9/XLXI_2/XLXN_18)
     OR4:I3->O             1   0.551   0.801  XLXI_9/XLXI_2/XLXI_96 (XLXI_9/Sn<0>)
     FD:D                      0.203          XLXI_9/XLXI_3
    ----------------------------------------
    Total                      4.544ns (2.025ns logic, 2.519ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/slowClk'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              5.987ns (Levels of Logic = 4)
  Source:            R (PAD)
  Destination:       XLXI_9/XLXI_3 (FF)
  Destination Clock: XLXI_2/slowClk rising

  Data Path: R to XLXI_9/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  R_IBUF (R_IBUF)
     XNOR2:I0->O           1   0.551   0.801  XLXI_9/XLXI_2/XLXI_3 (XLXI_9/XLXI_2/XLXN_19)
     AND2:I1->O            1   0.551   0.801  XLXI_9/XLXI_2/XLXI_2 (XLXI_9/XLXI_2/XLXN_18)
     OR4:I3->O             1   0.551   0.801  XLXI_9/XLXI_2/XLXI_96 (XLXI_9/Sn<0>)
     FD:D                      0.203          XLXI_9/XLXI_3
    ----------------------------------------
    Total                      5.987ns (2.677ns logic, 3.310ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/slowClk'
  Total number of paths / destination ports: 48 / 6
-------------------------------------------------------------------------
Offset:              11.543ns (Levels of Logic = 5)
  Source:            XLXI_9/XLXI_9 (FF)
  Destination:       LA (PAD)
  Source Clock:      XLXI_2/slowClk rising

  Data Path: XLXI_9/XLXI_9 to LA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   0.921  XLXI_9/XLXI_9 (XLXI_9/S<6>)
     AND2:I0->O            6   0.551   1.003  XLXI_9/XLXI_1/XLXI_16 (XLXI_9/XLXI_1/A6)
     begin scope: 'XLXI_9/XLXI_1/XLXI_19'
     OR4:I2->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             1   0.551   0.801  I_36_94 (O_DUMMY)
     end scope: 'XLXI_9/XLXI_1/XLXI_19'
     OBUF:I->O                 5.644          LB_OBUF (LB)
    ----------------------------------------
    Total                     11.543ns (8.017ns logic, 3.526ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Delay:               11.789ns (Levels of Logic = 6)
  Source:            Brake (PAD)
  Destination:       LA (PAD)

  Data Path: Brake to LA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.066  Brake_IBUF (Brake_IBUF)
     AND2:I1->O            6   0.551   1.003  XLXI_9/XLXI_1/XLXI_9 (XLXI_9/XLXI_1/A0)
     begin scope: 'XLXI_9/XLXI_1/XLXI_8'
     OR3:I2->O             1   0.551   0.801  I_36_88 (I35)
     OR4:I3->O             1   0.551   0.801  I_36_87 (O_DUMMY)
     end scope: 'XLXI_9/XLXI_1/XLXI_8'
     OBUF:I->O                 5.644          LC_OBUF (LC)
    ----------------------------------------
    Total                     11.789ns (8.118ns logic, 3.671ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.13 secs
 
--> 

Total memory usage is 258460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

