Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 01:43:37 2025
| Host         : DESKTOP-36ONVEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nes_timing_summary_routed.rpt -pb nes_timing_summary_routed.pb -rpx nes_timing_summary_routed.rpx -warn_on_violation
| Design       : nes
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         16          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       2           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1135)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/WRn_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.293        0.000                      0                 8348        0.023        0.000                      0                 8348        3.000        0.000                       0                  3316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
Clk                                                                    {0.000 5.000}        10.000          100.000         
  clk_buf_out_clk_wiz_1                                                {0.000 5.000}        10.000          100.000         
    clkfbout_clk_wiz_0                                                 {0.000 25.000}       50.000          20.000          
    clkfbout_vga_clk_wiz                                               {0.000 5.000}        10.000          100.000         
    master_clk_clk_wiz_0                                               {0.000 23.279}       46.559          21.478          
    ppu_clk_clk_wiz_0                                                  {0.000 93.117}       186.235         5.370           
    vga_clk_5_vga_clk_wiz                                              {0.000 4.000}        8.000           125.000         
    vga_clk_vga_clk_wiz                                                {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_1                                                   {0.000 5.000}        10.000          100.000         
controller/mb_block_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_buf_out_clk_wiz_1                                                                                                                                                                                                  3.000        0.000                       0                     4  
    clkfbout_clk_wiz_0                                                                                                                                                                                                  47.845        0.000                       0                     3  
    clkfbout_vga_clk_wiz                                                                                                                                                                                                 7.845        0.000                       0                     3  
    master_clk_clk_wiz_0                                                    17.962        0.000                      0                  407        0.162        0.000                      0                  407       22.779        0.000                       0                   180  
    ppu_clk_clk_wiz_0                                                      174.689        0.000                      0                  504        0.023        0.000                      0                  504       27.125        0.000                       0                   166  
    vga_clk_5_vga_clk_wiz                                                                                                                                                                                                5.845        0.000                       0                    10  
    vga_clk_vga_clk_wiz                                                     29.511        0.000                      0                  419        0.132        0.000                      0                  419       19.020        0.000                       0                   209  
  clkfbout_clk_wiz_1                                                                                                                                                                                                     7.845        0.000                       0                     3  
controller/mb_block_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_1_0                                              2.293        0.000                      0                 6579        0.023        0.000                      0                 6579        3.750        0.000                       0                  2458  
  clkfbout_mb_block_clk_wiz_1_0                                                                                                                                                                                          7.845        0.000                       0                     3  
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.813        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.270        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ppu_clk_clk_wiz_0     master_clk_clk_wiz_0       36.906        0.000                      0                  122        0.087        0.000                      0                  122  
master_clk_clk_wiz_0  ppu_clk_clk_wiz_0          27.016        0.000                      0                   94        0.138        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     master_clk_clk_wiz_0  master_clk_clk_wiz_0       41.266        0.000                      0                  115        0.716        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                             
----------                                                             ----------                                                             --------                                                             
(none)                                                                                                                                        clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                                                                                        controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                        controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clkfbout_clk_wiz_0                                            
(none)                         clkfbout_clk_wiz_1                                            
(none)                         clkfbout_mb_block_clk_wiz_1_0                                 
(none)                         clkfbout_vga_clk_wiz                                          
(none)                         master_clk_clk_wiz_0                                          
(none)                         vga_clk_5_vga_clk_wiz                                         
(none)                                                        clk_out1_mb_block_clk_wiz_1_0  
(none)                                                        master_clk_clk_wiz_0           
(none)                                                        ppu_clk_clk_wiz_0              
(none)                                                        vga_clk_vga_clk_wiz            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_buf_out_clk_wiz_1
  To Clock:  clk_buf_out_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_buf_out_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_buf/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clk_inst/clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clk_wiz
  To Clock:  clkfbout_vga_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/wea_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 fall@23.279ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.856ns (18.906%)  route 3.672ns (81.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 21.722 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X49Y7          FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q
                         net (fo=25, routed)          1.298     0.798    cpu_inst/cpu_6502/Q[0]
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     0.922 f  cpu_inst/cpu_6502/ena_iram_i_2/O
                         net (fo=4, routed)           0.752     1.674    cpu_inst/cpu_6502/addr[15]
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.798 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          1.234     3.032    cpu_inst/cpu_6502/p_0_in
    SLICE_X49Y11         LUT2 (Prop_lut2_I0_O)        0.152     3.184 r  cpu_inst/cpu_6502/wea_iram_i_1/O
                         net (fo=1, routed)           0.388     3.572    cpu_inst/cpu_6502_n_91
    SLICE_X48Y11         FDRE                                         r  cpu_inst/wea_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    21.713    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    18.593 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    21.722    cpu_inst/CLK
    SLICE_X48Y11         FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.574    22.297    
                         clock uncertainty           -0.497    21.800    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)       -0.266    21.534    cpu_inst/wea_iram_reg
  -------------------------------------------------------------------
                         required time                         21.534    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/ena_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 fall@23.279ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.704ns (18.201%)  route 3.164ns (81.799%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 21.720 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X49Y7          FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q
                         net (fo=25, routed)          1.298     0.798    cpu_inst/cpu_6502/Q[0]
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     0.922 f  cpu_inst/cpu_6502/ena_iram_i_2/O
                         net (fo=4, routed)           0.752     1.674    cpu_inst/cpu_6502/addr[15]
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.798 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          1.114     2.912    cpu_inst/p_0_in
    SLICE_X48Y13         FDRE                                         r  cpu_inst/ena_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    21.713    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    18.593 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.449    21.720    cpu_inst/CLK
    SLICE_X48Y13         FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.574    22.295    
                         clock uncertainty           -0.497    21.798    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.064    21.734    cpu_inst/ena_iram_reg
  -------------------------------------------------------------------
                         required time                         21.734    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 18.822    

Slack (MET) :             21.054ns  (required time - arrival time)
  Source:                 cpu_inst/wea_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 fall@23.279ns)
  Data Path Delay:        1.208ns  (logic 0.459ns (38.010%)  route 0.749ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 45.037 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 22.322 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    22.312    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    18.990 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.569    22.322    cpu_inst/CLK
    SLICE_X48Y11         FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.459    22.781 r  cpu_inst/wea_iram_reg/Q
                         net (fo=1, routed)           0.749    23.529    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y6          RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.487    45.037    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.574    45.612    
                         clock uncertainty           -0.497    45.115    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    44.583    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.583    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                 21.054    

Slack (MET) :             21.206ns  (required time - arrival time)
  Source:                 cpu_inst/ena_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 fall@23.279ns)
  Data Path Delay:        1.147ns  (logic 0.459ns (40.033%)  route 0.688ns (59.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 45.037 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 22.320 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    22.312    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    18.990 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    22.320    cpu_inst/CLK
    SLICE_X48Y13         FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.459    22.779 r  cpu_inst/ena_iram_reg/Q
                         net (fo=1, routed)           0.688    23.466    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y6          RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.487    45.037    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.574    45.612    
                         clock uncertainty           -0.497    45.115    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.672    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.672    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 21.206    

Slack (MET) :             27.899ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.105ns  (logic 4.164ns (22.999%)  route 13.941ns (77.001%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.633 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.633    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.946 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.854    15.800    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.306    16.106 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           1.044    17.150    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C
                         clock pessimism              0.560    45.561    
                         clock uncertainty           -0.497    45.064    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)       -0.016    45.048    cpu_inst/cpu_6502/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         45.048    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 27.899    

Slack (MET) :             29.038ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 4.182ns (24.515%)  route 12.877ns (75.485%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.633 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.633    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.967 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.833    15.800    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.303    16.103 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    16.103    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.560    45.561    
                         clock uncertainty           -0.497    45.064    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)        0.077    45.141    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         45.141    
                         arrival time                         -16.103    
  -------------------------------------------------------------------
                         slack                                 29.038    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 4.066ns (24.047%)  route 12.842ns (75.953%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.633 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.633    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.855 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.799    15.654    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.299    15.953 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    15.953    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.560    45.561    
                         clock uncertainty           -0.497    45.064    
    SLICE_X42Y3          FDCE (Setup_fdce_C_D)        0.077    45.141    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         45.141    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.789ns  (logic 3.941ns (23.474%)  route 12.848ns (76.526%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.723 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.805    15.527    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_4
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.306    15.833 r  cpu_inst/cpu_6502/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    15.833    cpu_inst/cpu_6502/BAL[3]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X42Y2          FDCE (Setup_fdce_C_D)        0.079    45.144    cpu_inst/cpu_6502/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         45.144    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.524ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.526ns  (logic 4.180ns (25.294%)  route 12.346ns (74.706%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.633 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.633    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.747 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.747    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.969 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.302    15.271    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.299    15.570 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    15.570    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X45Y4          FDCE (Setup_fdce_C_D)        0.029    45.094    cpu_inst/cpu_6502/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         45.094    
                         arrival time                         -15.570    
  -------------------------------------------------------------------
                         slack                                 29.524    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.563ns  (logic 4.086ns (24.669%)  route 12.477ns (75.331%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.546     5.038    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_6
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.303     5.341 r  cpu_inst/cpu_6502/iram_inst_i_6/O
                         net (fo=12, routed)          1.814     7.155    cpu_inst/cpu_6502/addra[5]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.279 f  cpu_inst/cpu_6502/BusB[7]_i_5/O
                         net (fo=1, routed)           0.452     7.731    cpu_inst/cpu_6502/BusB[7]_i_5_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.855 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.866     9.721    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.845 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410    12.255    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.379 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797    13.176    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124    13.300 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659    13.959    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    14.083    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.633 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.633    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.872 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.434    15.306    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.302    15.608 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    15.608    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C
                         clock pessimism              0.560    45.561    
                         clock uncertainty           -0.497    45.064    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)        0.081    45.145    cpu_inst/cpu_6502/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         45.145    
                         arrival time                         -15.608    
  -------------------------------------------------------------------
                         slack                                 29.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/NMI_entered_reg/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMIAct_reg/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.566    -0.631    cpu_inst/cpu_6502/CLK
    SLICE_X47Y5          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  cpu_inst/cpu_6502/NMI_entered_reg/Q
                         net (fo=4, routed)           0.109    -0.381    cpu_inst/cpu_6502/NMI_entered_reg_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.336 r  cpu_inst/cpu_6502/NMIAct_i_1/O
                         net (fo=1, routed)           0.000    -0.336    cpu_inst/cpu_6502/NMIAct_i_1_n_0
    SLICE_X46Y5          FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X46Y5          FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/C
                         clock pessimism              0.251    -0.618    
    SLICE_X46Y5          FDCE (Hold_fdce_C_D)         0.120    -0.498    cpu_inst/cpu_6502/NMIAct_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/RstCycle_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMI_entered_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (66.957%)  route 0.103ns (33.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.566    -0.631    cpu_inst/cpu_6502/CLK
    SLICE_X46Y5          FDPE                                         r  cpu_inst/cpu_6502/RstCycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDPE (Prop_fdpe_C_Q)         0.164    -0.467 f  cpu_inst/cpu_6502/RstCycle_reg/Q
                         net (fo=8, routed)           0.103    -0.364    cpu_inst/cpu_6502/RstCycle_reg_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  cpu_inst/cpu_6502/NMI_entered_i_1/O
                         net (fo=1, routed)           0.000    -0.319    cpu_inst/cpu_6502/NMI_entered_i_1_n_0
    SLICE_X47Y5          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X47Y5          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/C
                         clock pessimism              0.251    -0.618    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.091    -0.527    cpu_inst/cpu_6502/NMI_entered_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.653%)  route 0.145ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y7          FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/MCycle_reg[0]/Q
                         net (fo=67, routed)          0.145    -0.344    cpu_inst/cpu_6502/MCycle[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I2_O)        0.049    -0.295 r  cpu_inst/cpu_6502/MCycle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    cpu_inst/cpu_6502/MCycle[2]_i_1_n_0
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
                         clock pessimism              0.251    -0.617    
    SLICE_X48Y7          FDCE (Hold_fdce_C_D)         0.107    -0.510    cpu_inst/cpu_6502/MCycle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.130%)  route 0.145ns (43.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y7          FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/MCycle_reg[0]/Q
                         net (fo=67, routed)          0.145    -0.344    cpu_inst/cpu_6502/MCycle[0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.045    -0.299 r  cpu_inst/cpu_6502/MCycle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    cpu_inst/cpu_6502/MCycle[1]_i_1_n_0
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
                         clock pessimism              0.251    -0.617    
    SLICE_X48Y7          FDCE (Hold_fdce_C_D)         0.092    -0.525    cpu_inst/cpu_6502/MCycle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_d_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Res_n_i_reg/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_d_reg/Q
                         net (fo=1, routed)           0.170    -0.321    cpu_inst/cpu_6502/Res_n_d
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
                         clock pessimism              0.238    -0.632    
    SLICE_X45Y9          FDCE (Hold_fdce_C_D)         0.066    -0.566    cpu_inst/cpu_6502/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Write_Data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.057%)  route 0.178ns (45.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.566    -0.631    cpu_inst/cpu_6502/CLK
    SLICE_X46Y4          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          0.178    -0.290    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  cpu_inst/cpu_6502/Write_Data_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cpu_inst/cpu_6502/Write_Data[3]
    SLICE_X46Y3          FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X46Y3          FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X46Y3          FDCE (Hold_fdce_C_D)         0.120    -0.495    cpu_inst/cpu_6502/Write_Data_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/NMI_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMI_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X46Y7          FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  cpu_inst/cpu_6502/NMI_n_o_reg/Q
                         net (fo=2, routed)           0.163    -0.305    cpu_inst/NMI_n_o
    SLICE_X46Y7          LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  cpu_inst/NMI_n_o_i_1/O
                         net (fo=1, routed)           0.000    -0.260    cpu_inst/cpu_6502/NMI_n_o_reg_0
    SLICE_X46Y7          FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X46Y7          FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
                         clock pessimism              0.238    -0.632    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.121    -0.511    cpu_inst/cpu_6502/NMI_n_o_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/P_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/P_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X45Y1          FDCE                                         r  cpu_inst/cpu_6502/P_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/P_reg[3]/Q
                         net (fo=12, routed)          0.168    -0.321    cpu_inst/cpu_6502/alu/P_reg[3]
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  cpu_inst/cpu_6502/alu/P[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cpu_inst/cpu_6502/alu_n_22
    SLICE_X45Y1          FDCE                                         r  cpu_inst/cpu_6502/P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X45Y1          FDCE                                         r  cpu_inst/cpu_6502/P_reg[3]/C
                         clock pessimism              0.238    -0.630    
    SLICE_X45Y1          FDCE (Hold_fdce_C_D)         0.091    -0.539    cpu_inst/cpu_6502/P_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.191%)  route 0.225ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.566    -0.631    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y10          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.225    -0.243    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y2          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.875    -0.829    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.576    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.507    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/ABC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusA_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.889%)  route 0.194ns (51.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X39Y3          FDRE                                         r  cpu_inst/cpu_6502/ABC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/ABC_reg[6]/Q
                         net (fo=6, routed)           0.194    -0.297    cpu_inst/cpu_6502/ABC_reg_n_0_[6]
    SLICE_X36Y4          LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  cpu_inst/cpu_6502/BusA_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    cpu_inst/cpu_6502/BusA[6]
    SLICE_X36Y4          FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X36Y4          FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[6]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X36Y4          FDCE (Hold_fdce_C_D)         0.092    -0.524    cpu_inst/cpu_6502/BusA_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_clk_clk_wiz_0
Waveform(ns):       { 0.000 23.279 }
Period(ns):         46.559
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y1      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y1      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y2      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y2      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB18_X1Y6      cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB18_X1Y6      cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y2      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y2      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X2Y1      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X2Y1      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       46.559      166.801    MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y10      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X46Y6      clk_inst/count_cpu_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0
  To Clock:  ppu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      174.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             174.689ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.739ns  (logic 4.349ns (40.498%)  route 6.390ns (59.502%))
  Logic Levels:           12  (CARRY4=5 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 184.671 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.694 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.694    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.007 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     5.920    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     6.226 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     6.226    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.653 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259     7.912    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306     8.218 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000     8.218    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.619 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.619    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.841 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.642     9.482    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.299     9.781 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000     9.781    ppu_inst/v[13]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444   184.671    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.560   185.231    
                         clock uncertainty           -0.842   184.389    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.081   184.470    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.470    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                174.689    

Slack (MET) :             174.692ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 4.465ns (41.598%)  route 6.269ns (58.403%))
  Logic Levels:           12  (CARRY4=5 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 184.671 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.694 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.694    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.007 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     5.920    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     6.226 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     6.226    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.653 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259     7.912    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306     8.218 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000     8.218    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.619 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.619    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.953 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.521     9.473    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.303     9.776 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000     9.776    ppu_inst/v[14]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444   184.671    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.560   185.231    
                         clock uncertainty           -0.842   184.389    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.079   184.468    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.468    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                174.692    

Slack (MET) :             175.118ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.259ns  (logic 3.190ns (31.095%)  route 7.069ns (68.905%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.709 r  cpu_inst/cpu_6502/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.934     5.642    cpu_inst/cpu_6502/v_reg[4]_i_2_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.302     5.944 r  cpu_inst/cpu_6502/v[6]_i_4/O
                         net (fo=9, routed)           0.934     6.878    ppu_inst/v_reg[6]_0
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.002 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           0.800     7.802    ppu_inst/v[11]_i_4_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.926 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000     7.926    ppu_inst/v[12]_i_5_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.174 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.825     8.999    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.302     9.301 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000     9.301    ppu_inst/v[11]_i_1_n_0
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.029   184.419    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.419    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                175.118    

Slack (MET) :             175.270ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 3.766ns (37.263%)  route 6.341ns (62.737%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.768 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072     5.839    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306     6.145 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736     6.881    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     7.005    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.889 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.957     8.846    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.303     9.149 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000     9.149    ppu_inst/v[10]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.029   184.419    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.419    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                175.270    

Slack (MET) :             175.357ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 3.981ns (39.731%)  route 6.039ns (60.269%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.694 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.694    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.007 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     5.920    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     6.226 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     6.226    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.653 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259     7.912    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306     8.218 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000     8.218    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.466 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.291     8.756    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.062 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000     9.062    ppu_inst/v[12]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.029   184.419    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.419    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                175.357    

Slack (MET) :             175.852ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.525ns (36.824%)  route 6.048ns (63.176%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.768 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072     5.839    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306     6.145 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736     6.881    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     7.005    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.645 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     8.309    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.306     8.615 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000     8.615    ppu_inst/v[8]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.077   184.467    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.467    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                175.852    

Slack (MET) :             176.089ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.650ns (39.078%)  route 5.690ns (60.922%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.768 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072     5.839    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306     6.145 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736     6.881    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     7.005    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.555    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.307     8.084    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.383 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000     8.383    ppu_inst/v[9]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.081   184.471    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.471    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                176.089    

Slack (MET) :             176.265ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.121ns (34.243%)  route 5.993ns (65.757%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.586 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     5.319    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     5.622 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240     6.863    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000     6.987    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.411 r  ppu_inst/v_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.443     7.854    ppu_inst/v_reg[8]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.303     8.157 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000     8.157    ppu_inst/v[6]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031   184.421    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.421    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                176.265    

Slack (MET) :             176.267ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 3.461ns (37.780%)  route 5.700ns (62.220%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 184.673 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.768 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072     5.839    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306     6.145 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736     6.881    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     7.005    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.585 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.317     7.901    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.302     8.203 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000     8.203    ppu_inst/v[7]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.446   184.673    ppu_inst/ppu_clk
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.560   185.233    
                         clock uncertainty           -0.842   184.391    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.079   184.470    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.470    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                176.267    

Slack (MET) :             176.489ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.940ns (33.071%)  route 5.950ns (66.929%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y11         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.844     0.305    cpu_inst/cpu_6502/cpu_count[1]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.324     0.629 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097     1.726    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348     2.074 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661     2.735    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328     3.063 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974     4.038    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.162 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.586 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     5.319    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     5.622 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240     6.863    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000     6.987    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.234 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.400     7.633    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.299     7.932 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000     7.932    ppu_inst/v[5]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/C
                         clock pessimism              0.560   185.232    
                         clock uncertainty           -0.842   184.390    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031   184.421    ppu_inst/v_reg[5]
  -------------------------------------------------------------------
                         required time                        184.421    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                176.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ppu_inst/shift_reg_lo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.288%)  route 0.150ns (39.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X37Y15         FDRE                                         r  ppu_inst/shift_reg_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.508 r  ppu_inst/shift_reg_lo_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.359    ppu_inst/next_shift_reg_lo0[1]
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.099    -0.260 r  ppu_inst/shift_reg_lo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    ppu_inst/shift_reg_lo[1]_i_1_n_0
    SLICE_X35Y14         FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y14         FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.282    ppu_inst/shift_reg_lo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.752%)  route 0.212ns (53.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X36Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/pt_lo_reg_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.283    ppu_inst/pt_lo_reg[3]
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  ppu_inst/shift_reg_lo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    ppu_inst/shift_reg_lo[3]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  ppu_inst/shift_reg_lo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y14         FDRE                                         r  ppu_inst/shift_reg_lo_reg[3]/C
                         clock pessimism              0.503    -0.373    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.281    ppu_inst/shift_reg_lo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg__5/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.691%)  route 0.239ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.560    -0.637    ppu_inst/ppu_clk
    SLICE_X46Y17         FDRE                                         r  ppu_inst/nesX_reg__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  ppu_inst/nesX_reg__5/Q
                         net (fo=1, routed)           0.239    -0.234    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.873    -0.831    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.558    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.375    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/D
                            (rising edge-triggered cell SRL16E clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.189ns (40.254%)  route 0.281ns (59.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X36Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/pt_lo_reg_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.334    ppu_inst/pt_lo_reg[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.048    -0.286 r  ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5_i_1/O
                         net (fo=1, routed)           0.119    -0.167    ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5_i_1_n_0
    SLICE_X34Y14         SRL16E                                       r  ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X34Y14         SRL16E                                       r  ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
                         clock pessimism              0.503    -0.374    
    SLICE_X34Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053    -0.321    ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ppu_inst/pt_hi_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_hi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X32Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/pt_hi_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.368    ppu_inst/pt_hi_reg[6]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  ppu_inst/shift_reg_hi[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ppu_inst/shift_reg_hi[6]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  ppu_inst/shift_reg_hi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X34Y13         FDRE                                         r  ppu_inst/shift_reg_hi_reg[6]/C
                         clock pessimism              0.274    -0.603    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.482    ppu_inst/shift_reg_hi_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ppu_inst/nesY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/nesY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.558    -0.639    ppu_inst/ppu_clk
    SLICE_X43Y18         FDRE                                         r  ppu_inst/nesY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  ppu_inst/nesY_reg[3]/Q
                         net (fo=13, routed)          0.110    -0.388    ppu_inst/nesY[3]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.045    -0.343 r  ppu_inst/nesY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    ppu_inst/nesY[4]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  ppu_inst/nesY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.826    -0.879    ppu_inst/ppu_clk
    SLICE_X42Y18         FDRE                                         r  ppu_inst/nesY_reg[4]/C
                         clock pessimism              0.253    -0.626    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.120    -0.506    ppu_inst/nesY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ppu_inst/shift_reg_hi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_hi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.451%)  route 0.311ns (62.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X37Y15         FDRE                                         r  ppu_inst/shift_reg_hi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/shift_reg_hi_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.337    ppu_inst/next_shift_reg_hi0[1]
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.292 r  ppu_inst/shift_reg_hi[1]_i_1/O
                         net (fo=1, routed)           0.153    -0.140    ppu_inst/shift_reg_hi[1]_i_1_n_0
    SLICE_X35Y14         FDRE                                         r  ppu_inst/shift_reg_hi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y14         FDRE                                         r  ppu_inst/shift_reg_hi_reg[1]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.070    -0.304    ppu_inst/shift_reg_hi_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ppu_inst/name_table_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_render_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.824%)  route 0.115ns (38.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.562    -0.635    ppu_inst/ppu_clk
    SLICE_X36Y12         FDRE                                         r  ppu_inst/name_table_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  ppu_inst/name_table_reg_reg[2]/Q
                         net (fo=2, routed)           0.115    -0.379    ppu_inst/name_table_reg[2]
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.045    -0.334 r  ppu_inst/v_render[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    ppu_inst/next_v_render[6]
    SLICE_X38Y12         FDRE                                         r  ppu_inst/v_render_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.830    -0.875    ppu_inst/ppu_clk
    SLICE_X38Y12         FDRE                                         r  ppu_inst/v_render_reg[6]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121    -0.499    ppu_inst/v_render_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ppu_inst/name_table_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_render_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X38Y14         FDRE                                         r  ppu_inst/name_table_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  ppu_inst/name_table_reg_reg[3]/Q
                         net (fo=2, routed)           0.061    -0.411    ppu_inst/name_table_reg[3]
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.045    -0.366 r  ppu_inst/v_render[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    ppu_inst/next_v_render[7]
    SLICE_X39Y14         FDRE                                         r  ppu_inst/v_render_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X39Y14         FDRE                                         r  ppu_inst/v_render_reg[7]/C
                         clock pessimism              0.253    -0.623    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.092    -0.531    ppu_inst/v_render_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ppu_inst/name_table_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_render_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X38Y13         FDRE                                         r  ppu_inst/name_table_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  ppu_inst/name_table_reg_reg[0]/Q
                         net (fo=2, routed)           0.063    -0.409    ppu_inst/name_table_reg[0]
    SLICE_X39Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  ppu_inst/v_render[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    ppu_inst/next_v_render[4]
    SLICE_X39Y13         FDRE                                         r  ppu_inst/v_render_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X39Y13         FDRE                                         r  ppu_inst/v_render_reg[4]/C
                         clock pessimism              0.253    -0.623    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.092    -0.531    ppu_inst/v_render_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ppu_clk_clk_wiz_0
Waveform(ns):       { 0.000 93.117 }
Period(ns):         186.235
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X0Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X0Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X0Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X0Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X0Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       186.235     27.125     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y12     ppu_inst/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y12     ppu_inst/data_out_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X34Y14     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y11     ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y12     ppu_inst/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y12     ppu_inst/data_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_5_vga_clk_wiz
  To Clock:  vga_clk_5_vga_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_5_vga_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_clk_wiz
  To Clock:  vga_clk_vga_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       29.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.511ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 3.453ns (33.950%)  route 6.718ns (66.050%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.799     7.816    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  ppu_inst/ppu_hdmi_inst/controller/g0_b1/O
                         net (fo=1, routed)           0.670     8.611    ppu_inst/ppu_hdmi_inst/controller/g0_b1_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.735 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.520     9.255    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.818    
    SLICE_X10Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.766    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.766    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 29.511    

Slack (MET) :             29.650ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 3.490ns (34.446%)  route 6.642ns (65.554%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.604    -0.925    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.529 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.321     3.850    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[58]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.974    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I1_O)      0.247     4.221 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.221    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098     4.319 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.213     5.532    ppu_inst/ppu_hdmi_inst/controller/doutb[2]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.319     5.851 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_3/O
                         net (fo=24, routed)          1.706     7.557    ppu_inst/ppu_hdmi_inst/controller/sel0[2]
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  ppu_inst/ppu_hdmi_inst/controller/g0_b13/O
                         net (fo=1, routed)           0.689     8.370    ppu_inst/ppu_hdmi_inst/controller/g0_b13_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.494 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.713     9.207    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[27]
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.437    38.426    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.857    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 29.650    

Slack (MET) :             29.735ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 3.453ns (34.697%)  route 6.499ns (65.303%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.627     7.644    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.768 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0/O
                         net (fo=1, routed)           0.670     8.439    ppu_inst/ppu_hdmi_inst/controller/g0_b0_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.563 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.473     9.036    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.818    
    SLICE_X10Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.771    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 29.735    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 3.453ns (34.574%)  route 6.534ns (65.426%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.386     7.403    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  ppu_inst/ppu_hdmi_inst/controller/g0_b16/O
                         net (fo=1, routed)           0.689     8.217    ppu_inst/ppu_hdmi_inst/controller/g0_b16_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.730     9.071    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    38.492    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.490    38.982    
                         clock uncertainty           -0.101    38.881    
    SLICE_X6Y22          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.834    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.871ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 3.453ns (34.971%)  route 6.421ns (65.029%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.431     7.449    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  ppu_inst/ppu_hdmi_inst/controller/g0_b17/O
                         net (fo=1, routed)           0.689     8.262    ppu_inst/ppu_hdmi_inst/controller/g0_b17_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.572     8.958    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    38.492    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.490    38.982    
                         clock uncertainty           -0.101    38.881    
    SLICE_X6Y22          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.829    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 29.871    

Slack (MET) :             29.931ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 3.453ns (35.155%)  route 6.369ns (64.845%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.429     7.447    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  ppu_inst/ppu_hdmi_inst/controller/g0_b20/O
                         net (fo=1, routed)           0.499     8.069    ppu_inst/ppu_hdmi_inst/controller/g0_b20_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.193 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.713     8.906    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    38.492    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.490    38.982    
                         clock uncertainty           -0.101    38.881    
    SLICE_X6Y22          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.837    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 29.931    

Slack (MET) :             29.954ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 3.490ns (35.232%)  route 6.416ns (64.768%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.604    -0.925    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.529 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.321     3.850    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[58]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.974    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I1_O)      0.247     4.221 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.221    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098     4.319 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.213     5.532    ppu_inst/ppu_hdmi_inst/controller/doutb[2]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.319     5.851 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_3/O
                         net (fo=24, routed)          1.565     7.416    ppu_inst/ppu_hdmi_inst/controller/sel0[2]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.540 r  ppu_inst/ppu_hdmi_inst/controller/g0_b18/O
                         net (fo=1, routed)           0.689     8.229    ppu_inst/ppu_hdmi_inst/controller/g0_b18_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.353 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.628     8.981    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    38.492    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.562    39.054    
                         clock uncertainty           -0.101    38.953    
    SLICE_X6Y22          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.935    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 29.954    

Slack (MET) :             29.958ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 3.453ns (35.491%)  route 6.276ns (64.509%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.343     7.361    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.485 r  ppu_inst/ppu_hdmi_inst/controller/g0_b12/O
                         net (fo=1, routed)           0.665     8.150    ppu_inst/ppu_hdmi_inst/controller/g0_b12_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.539     8.813    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.437    38.426    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.490    38.916    
                         clock uncertainty           -0.101    38.815    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.771    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 29.958    

Slack (MET) :             30.019ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 3.453ns (35.705%)  route 6.218ns (64.295%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.613    -0.916    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.538 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.165     3.703    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[101]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.124     3.827 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.827    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.044 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.044    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.563     5.702    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     6.018 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.801     7.818    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  ppu_inst/ppu_hdmi_inst/controller/g0_b4/O
                         net (fo=1, routed)           0.149     8.091    ppu_inst/ppu_hdmi_inst/controller/g0_b4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           0.539     8.755    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[34]
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.818    
    SLICE_X10Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.774    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 30.019    

Slack (MET) :             30.023ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 3.484ns (35.932%)  route 6.212ns (64.068%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.609    -0.920    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.534 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.138     3.672    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[16]
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.796    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X28Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     4.034 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.034    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X28Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     4.138 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.338     5.476    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.792 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.969     7.761    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  ppu_inst/ppu_hdmi_inst/controller/g0_b6/O
                         net (fo=1, routed)           0.286     8.171    ppu_inst/ppu_hdmi_inst/controller/g0_b6_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.295 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.481     8.776    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[36]
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y19         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.818    
    SLICE_X10Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.799    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 30.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.045    -0.348 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.853    -0.854    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.121    -0.480    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.494%)  route 0.116ns (38.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.359    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.045    -0.314 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.314    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.853    -0.854    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.121    -0.459    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.192%)  route 0.139ns (42.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y19          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.334    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.456    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.298%)  route 0.122ns (39.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y19          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.122    -0.351    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[7]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.045    -0.306 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout[7]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[7]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.092    -0.485    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.219%)  route 0.104ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.104    -0.372    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/p_0_in3_in
    SLICE_X4Y22          LUT5 (Prop_lut5_I1_O)        0.045    -0.327 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.327    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X4Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.851    -0.856    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.092    -0.511    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.372    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X3Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.850    -0.857    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.092    -0.512    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.553    -0.646    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X31Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.373    ppu_inst/ppu_hdmi_inst/controller/vc_reg_n_0_[0]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.048    -0.325 r  ppu_inst/ppu_hdmi_inst/controller/vc[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.325    ppu_inst/ppu_hdmi_inst/controller/vc[1]_i_1_n_0
    SLICE_X30Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.820    -0.887    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C
                         clock pessimism              0.254    -0.633    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.123    -0.510    ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.553    -0.646    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X31Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.369    ppu_inst/ppu_hdmi_inst/controller/vc_reg_n_0_[0]
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  ppu_inst/ppu_hdmi_inst/controller/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    ppu_inst/ppu_hdmi_inst/controller/vc[4]_i_1_n_0
    SLICE_X30Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.820    -0.887    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/C
                         clock pessimism              0.254    -0.633    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.121    -0.512    ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y22          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.140    -0.333    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.288    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.853    -0.854    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120    -0.481    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.355%)  route 0.117ns (38.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y19          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/n1d_reg[1]/Q
                         net (fo=4, routed)           0.117    -0.356    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/n1d[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045    -0.311 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_1
    SLICE_X5Y19          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.854    -0.853    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y19          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091    -0.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_vga_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clock_buf/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/clk_wiz_1/inst/clk_in1
  To Clock:  controller/mb_block_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 2.950ns (39.321%)  route 4.552ns (60.679%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.593     1.595    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.049 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           1.685     5.735    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[8]
    SLICE_X34Y64         LUT6 (Prop_lut6_I3_O)        0.124     5.859 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51/O
                         net (fo=1, routed)           0.687     6.545    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.669 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.858     7.528    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124     7.652 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.322     8.974    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.098    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X29Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427    11.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X29Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.075    11.362    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.029    11.391    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.978ns (39.546%)  route 4.552ns (60.454%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.593     1.595    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.049 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           1.685     5.735    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[8]
    SLICE_X34Y64         LUT6 (Prop_lut6_I3_O)        0.124     5.859 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51/O
                         net (fo=1, routed)           0.687     6.545    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.669 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.858     7.528    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124     7.652 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.322     8.974    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.152     9.126 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.126    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X29Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427    11.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X29Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.075    11.362    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.075    11.437    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.408ns (31.976%)  route 5.123ns (68.024%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.548     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.213     3.281    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_without_dready_LUT5/Using_FPGA.Native_1
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.149     3.430 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_without_dready_LUT5/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.768     4.198    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_Select_LUT5/I298_out
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.332     4.530 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_Select_LUT5/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     4.530    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/of_PipeRun_Select
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=41, routed)          1.147     6.190    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/take_Intr_Now_III
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.314 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_i_3__14/O
                         net (fo=1, routed)           0.403     6.718    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_i_3__14_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.120     6.838 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_i_2__3/O
                         net (fo=9, routed)           1.013     7.851    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.320     8.171 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native_i_1__15/O
                         net (fo=2, routed)           0.578     8.749    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.332     9.081 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.081    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X31Y56         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.432    11.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X31Y56         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.442    
                         clock uncertainty           -0.075    11.367    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.029    11.396    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 2.950ns (39.510%)  route 4.516ns (60.490%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.587     1.589    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.043 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=1, routed)           1.783     5.827    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[3]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.951 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12/O
                         net (fo=1, routed)           0.708     6.658    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__47/O
                         net (fo=1, routed)           0.445     7.227    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X31Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.351 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.581     8.932    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.056 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.056    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X32Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.424    11.427    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X32Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.434    
                         clock uncertainty           -0.075    11.359    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.031    11.390    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.978ns (39.736%)  route 4.516ns (60.264%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.587     1.589    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.043 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=1, routed)           1.783     5.827    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[3]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.951 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12/O
                         net (fo=1, routed)           0.708     6.658    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__47/O
                         net (fo=1, routed)           0.445     7.227    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X31Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.351 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.581     8.932    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X32Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.084 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.084    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X32Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.424    11.427    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X32Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.434    
                         clock uncertainty           -0.075    11.359    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.075    11.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 2.351ns (31.501%)  route 5.112ns (68.499%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.550     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X36Y57         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.185     3.193    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.317 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.317    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.887 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.273     5.159    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.313     5.472 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.472    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X35Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     5.689 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.624     6.314    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X35Y64         LUT5 (Prop_lut5_I0_O)        0.299     6.613 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.361     6.973    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X34Y64         LUT2 (Prop_lut2_I0_O)        0.124     7.097 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.469     7.566    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.690 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.201     8.891    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.015 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.015    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X31Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.424    11.427    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X31Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.434    
                         clock uncertainty           -0.075    11.359    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.029    11.388    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.379ns (31.757%)  route 5.112ns (68.243%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.550     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X36Y57         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.185     3.193    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.317 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.317    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.887 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.273     5.159    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.313     5.472 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.472    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X35Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     5.689 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.624     6.314    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X35Y64         LUT5 (Prop_lut5_I0_O)        0.299     6.613 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.361     6.973    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X34Y64         LUT2 (Prop_lut2_I0_O)        0.124     7.097 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.469     7.566    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.690 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.201     8.891    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.043    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X31Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.424    11.427    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X31Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.434    
                         clock uncertainty           -0.075    11.359    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.075    11.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.860ns (27.562%)  route 4.888ns (72.438%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.544     1.546    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.163     3.165    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.289 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.976     4.265    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.389 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     4.389    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.787 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.787    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.214 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.129     6.343    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.331     6.674 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           1.620     8.294    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.473    11.476    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.078    11.554    
                         clock uncertainty           -0.075    11.479    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    10.705    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 3.074ns (41.724%)  route 4.293ns (58.276%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.587     1.589    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.043 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=1, routed)           1.783     5.827    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[3]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.951 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12/O
                         net (fo=1, routed)           0.708     6.658    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__47/O
                         net (fo=1, routed)           0.445     7.227    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X31Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.351 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.857     8.208    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.332 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__40/O
                         net (fo=1, routed)           0.501     8.833    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Using_FPGA.Native_0
    SLICE_X35Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.957 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Using_FPGA.Native_i_1__54/O
                         net (fo=1, routed)           0.000     8.957    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/D_3
    SLICE_X35Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.425    11.428    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X35Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.007    11.435    
                         clock uncertainty           -0.075    11.360    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)        0.031    11.391    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.860ns (28.119%)  route 4.755ns (71.881%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.544     1.546    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.163     3.165    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.289 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.976     4.265    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.389 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     4.389    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.787 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.787    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.214 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.129     6.343    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.331     6.674 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           1.487     8.161    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.472    11.475    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.007    11.482    
                         clock uncertainty           -0.075    11.407    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    10.633    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  2.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.204%)  route 0.150ns (39.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/Q
                         net (fo=1, routed)           0.150     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_N_1
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.099     0.935 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.935    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit[0]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.822     0.824    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092     0.912    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.885%)  route 0.210ns (50.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.568     0.570    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y46         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=1, routed)           0.210     0.944    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_8
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.989 r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     0.989    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.833     0.834    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.000     0.834    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     0.954    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.057%)  route 0.179ns (55.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.592     0.594    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.179     0.914    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.869     0.871    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
                         clock pessimism              0.000     0.871    
    SLICE_X2Y49          FDSE (Hold_fdse_C_S)         0.009     0.880    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.057%)  route 0.179ns (55.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.592     0.594    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.179     0.914    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.869     0.871    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.000     0.871    
    SLICE_X2Y49          FDSE (Hold_fdse_C_S)         0.009     0.880    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.057%)  route 0.179ns (55.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.592     0.594    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.179     0.914    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.869     0.871    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X2Y49          FDSE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.000     0.871    
    SLICE_X2Y49          FDSE (Hold_fdse_C_S)         0.009     0.880    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.057%)  route 0.179ns (55.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.592     0.594    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.179     0.914    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X2Y49          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.869     0.871    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.000     0.871    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009     0.880    controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.942%)  route 0.238ns (65.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.563     0.565    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X36Y38         FDSE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.128     0.693 r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.238     0.931    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X34Y37         SRL16E                                       r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.829     0.831    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y37         SRL16E                                       r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.888    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.103%)  route 0.170ns (40.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.560     0.562    controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X30Y50         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[7]/Q
                         net (fo=1, routed)           0.170     0.880    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[31][7]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.098     0.978 r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.978    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[7]
    SLICE_X31Y49         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.835     0.837    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.000     0.837    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     0.929    controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.986%)  route 0.240ns (63.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.566     0.568    controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y47         FDRE                                         r  controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.240     0.949    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[2]
    SLICE_X31Y53         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.827     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X31Y53         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/C
                         clock pessimism              0.000     0.829    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.070     0.899    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.106%)  route 0.261ns (64.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.560     0.562    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X31Y52         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/Q
                         net (fo=27, routed)          0.261     0.963    controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_wdata[0]
    SLICE_X32Y46         FDRE                                         r  controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.834     0.836    controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X32Y46         FDRE                                         r  controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
                         clock pessimism              0.000     0.836    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.072     0.908    controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y69     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  clkfbout_mb_block_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   controller/mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.704ns (27.192%)  route 1.885ns (72.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 19.625 - 16.667 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.622     3.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     3.767 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.978     4.745    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.869 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.302    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.124     5.426 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.474     5.900    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    19.625    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.325    19.951    
                         clock uncertainty           -0.035    19.915    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.202    19.713    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.593ns  (logic 0.707ns (27.264%)  route 1.886ns (72.736%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 36.291 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.716    21.975    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y63          LUT3 (Prop_lut3_I2_O)        0.124    22.099 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.470    22.569    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X7Y62          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503    36.291    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y62          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.325    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)       -0.081    36.500    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.500    
                         arrival time                         -22.569    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.369ns  (logic 0.707ns (29.846%)  route 1.662ns (70.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.962    22.221    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X9Y63          LUT4 (Prop_lut4_I2_O)        0.124    22.345 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.345    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    36.223    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.031    36.531    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.531    
                         arrival time                         -22.345    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.188ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.365ns  (logic 0.707ns (29.896%)  route 1.658ns (70.104%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.958    22.217    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    22.341 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.341    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    36.223    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.029    36.529    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.529    
                         arrival time                         -22.341    
  -------------------------------------------------------------------
                         slack                                 14.188    

Slack (MET) :             14.235ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.364ns  (logic 0.702ns (29.698%)  route 1.662ns (70.302%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.962    22.221    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X9Y63          LUT5 (Prop_lut5_I3_O)        0.119    22.340 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.340    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    36.223    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.075    36.575    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.575    
                         arrival time                         -22.340    
  -------------------------------------------------------------------
                         slack                                 14.235    

Slack (MET) :             14.275ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.350ns  (logic 0.707ns (30.082%)  route 1.643ns (69.919%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.664    21.098    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y60          LUT6 (Prop_lut6_I4_O)        0.124    21.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.980    22.202    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    22.326 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.326    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.295    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.312    36.607    
                         clock uncertainty           -0.035    36.572    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029    36.601    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 14.275    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.194ns  (logic 0.707ns (32.231%)  route 1.487ns (67.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.664    21.098    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y60          LUT6 (Prop_lut6_I4_O)        0.124    21.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.823    22.045    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    22.169 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.169    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.295    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.312    36.607    
                         clock uncertainty           -0.035    36.572    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.031    36.603    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.603    
                         arrival time                         -22.169    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.544ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.137ns  (logic 0.707ns (33.085%)  route 1.430ns (66.914%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 36.290 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.730    21.989    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.113 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.113    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X6Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.502    36.290    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.325    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.077    36.657    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -22.113    
  -------------------------------------------------------------------
                         slack                                 14.544    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.963ns  (logic 0.707ns (36.018%)  route 1.256ns (63.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 36.291 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.556    21.815    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y62          LUT6 (Prop_lut6_I4_O)        0.124    21.939 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.939    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X7Y62          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503    36.291    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y62          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.325    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.029    36.610    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -21.939    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.823ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.812ns  (logic 0.707ns (39.018%)  route 1.105ns (60.982%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 36.292 - 33.333 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 19.976 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620    19.976    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y61          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.459    20.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.700    21.135    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    21.259 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.405    21.664    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y61          LUT3 (Prop_lut3_I1_O)        0.124    21.788 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.788    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X7Y61          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.292    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y61          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.325    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029    36.611    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.611    
                         arrival time                         -21.788    
  -------------------------------------------------------------------
                         slack                                 14.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.213    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.410    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y60          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.587    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.374     1.213    
    SLICE_X3Y60          FDPE (Hold_fdpe_C_D)         0.075     1.288    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.213    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.354 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.470    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y60          SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.587    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.361     1.226    
    SLICE_X2Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.341    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.215    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.356 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.087     1.443    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.488    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X2Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.589    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.361     1.228    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.121     1.349    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.215    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.356 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.110     1.466    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.048     1.514 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.514    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X2Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.589    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.361     1.228    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.133     1.361    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.451%)  route 0.133ns (48.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.133     1.456    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.337     1.218    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.075     1.293    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.213    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.128     1.341 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.458    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y60          SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.587    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.361     1.226    
    SLICE_X2Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.289    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.124     1.447    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X39Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.356     1.198    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.072     1.270    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.121     1.444    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.337     1.218    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.046     1.264    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.124     1.447    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.357     1.198    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.066     1.264    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.213    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.116     1.470    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X3Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.587    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.374     1.213    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.071     1.284    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X6Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y57    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.773ns  (logic 1.154ns (19.991%)  route 4.619ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757    25.750    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.750    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.773ns  (logic 1.154ns (19.991%)  route 4.619ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757    25.750    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.750    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.773ns  (logic 1.154ns (19.991%)  route 4.619ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757    25.750    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.750    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.270ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.773ns  (logic 1.154ns (19.991%)  route 4.619ns (80.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757    25.750    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.750    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.659ns  (logic 1.154ns (20.392%)  route 4.505ns (79.608%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 36.221 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.643    25.637    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.221    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.241    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X39Y60         FDCE (Setup_fdce_C_CE)      -0.407    36.020    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.020    
                         arrival time                         -25.637    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.626ns  (logic 1.154ns (20.511%)  route 4.472ns (79.489%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 36.221 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.610    25.604    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.221    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.241    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.407    36.020    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.020    
                         arrival time                         -25.604    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.552ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.492ns  (logic 1.154ns (21.013%)  route 4.338ns (78.987%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.476    25.470    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.223    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.241    36.464    
                         clock uncertainty           -0.035    36.429    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.407    36.022    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.022    
                         arrival time                         -25.470    
  -------------------------------------------------------------------
                         slack                                 10.552    

Slack (MET) :             10.557ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.486ns  (logic 1.154ns (21.034%)  route 4.332ns (78.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.470    25.464    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.464    
  -------------------------------------------------------------------
                         slack                                 10.557    

Slack (MET) :             10.853ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.190ns  (logic 1.154ns (22.236%)  route 4.036ns (77.764%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152    23.994 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.174    25.167    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434    36.222    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.241    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X43Y61         FDRE (Setup_fdre_C_CE)      -0.407    36.021    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.167    
  -------------------------------------------------------------------
                         slack                                 10.853    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.600ns  (logic 1.126ns (24.479%)  route 3.474ns (75.521%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 36.290 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121    23.842    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.124    23.966 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.612    24.577    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502    36.290    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.325    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X5Y63          FDCE (Setup_fdce_C_CE)      -0.205    36.375    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.375    
                         arrival time                         -24.577    
  -------------------------------------------------------------------
                         slack                                 11.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.210    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141     1.351 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.563 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.563    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X7Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.210    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.091     1.301    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.210    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.351 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.536    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.581 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.581    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.210    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091     1.301    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.545%)  route 0.251ns (57.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.210    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.351 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.251     1.602    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.647 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.647    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.210    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.092     1.302    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.775%)  route 0.349ns (62.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.437    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X6Y58          FDRE (Hold_fdre_C_CE)       -0.012    17.880    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.775%)  route 0.349ns (62.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.437    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X6Y58          FDRE (Hold_fdre_C_CE)       -0.012    17.880    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.775%)  route 0.349ns (62.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.437    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X6Y58          FDRE (Hold_fdre_C_CE)       -0.012    17.880    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.775%)  route 0.349ns (62.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.437    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X6Y58          FDRE (Hold_fdre_C_CE)       -0.012    17.880    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.437    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.212ns (39.041%)  route 0.331ns (60.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.418    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.860    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.860    
                         arrival time                          18.418    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.212ns (39.041%)  route 0.331ns (60.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.418    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.860    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.860    
                         arrival time                          18.418    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.212ns (39.041%)  route 0.331ns (60.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.164    18.206    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.045    18.251 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.418    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.892    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.860    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.860    
                         arrival time                          18.418    
  -------------------------------------------------------------------
                         slack                                  0.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y58    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y61    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y60    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.906ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.107ns (23.410%)  route 6.893ns (76.590%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           1.169     0.628    cpu_inst/cpu_6502/BusB_reg[7]_1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.299     0.927 f  cpu_inst/cpu_6502/BusB[2]_i_1/O
                         net (fo=15, routed)          2.442     3.369    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  cpu_inst/cpu_6502/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.665     4.158    cpu_inst/cpu_6502/BusA_r[2]_i_4_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  cpu_inst/cpu_6502/BAL[3]_i_8/O
                         net (fo=1, routed)           0.720     5.002    cpu_inst/cpu_6502/BAL[3]_i_8_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  cpu_inst/cpu_6502/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000     5.126    cpu_inst/cpu_6502/BAL[3]_i_4_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.524 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.524    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.837 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.854     6.691    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.306     6.997 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           1.044     8.041    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C
                         clock pessimism              0.397    45.398    
                         clock uncertainty           -0.435    44.963    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)       -0.016    44.947    cpu_inst/cpu_6502/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         44.947    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                 36.906    

Slack (MET) :             37.587ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 1.456ns (19.115%)  route 6.161ns (80.885%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 45.030 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.559    -0.968    ppu_inst/ppu_clk
    SLICE_X43Y17         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.892     0.380    ppu_inst/ppumask[1]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.303     0.808    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     0.932 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.324     2.256    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.152     2.408 f  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           0.821     3.229    ppu_inst/addra[9]
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.326     3.555 r  ppu_inst/vram_inst_i_6/O
                         net (fo=1, routed)           0.669     4.224    ppu_inst/vram_inst_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.348 f  ppu_inst/vram_inst_i_4/O
                         net (fo=9, routed)           1.142     5.489    ppu_inst/vram_inst_i_4_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.150     5.639 r  ppu_inst/vram_inst_i_1/O
                         net (fo=1, routed)           1.010     6.649    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.480    45.030    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    45.427    
                         clock uncertainty           -0.435    44.993    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.756    44.237    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.237    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 37.587    

Slack (MET) :             38.046ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 2.125ns (26.717%)  route 5.829ns (73.283%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           1.169     0.628    cpu_inst/cpu_6502/BusB_reg[7]_1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.299     0.927 f  cpu_inst/cpu_6502/BusB[2]_i_1/O
                         net (fo=15, routed)          2.442     3.369    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  cpu_inst/cpu_6502/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.665     4.158    cpu_inst/cpu_6502/BusA_r[2]_i_4_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  cpu_inst/cpu_6502/BAL[3]_i_8/O
                         net (fo=1, routed)           0.720     5.002    cpu_inst/cpu_6502/BAL[3]_i_8_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  cpu_inst/cpu_6502/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000     5.126    cpu_inst/cpu_6502/BAL[3]_i_4_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.524 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.524    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.858 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.833     6.691    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.303     6.994 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000     6.994    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.397    45.398    
                         clock uncertainty           -0.435    44.963    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)        0.077    45.040    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         45.040    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                 38.046    

Slack (MET) :             38.197ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.009ns (25.745%)  route 5.794ns (74.255%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           1.169     0.628    cpu_inst/cpu_6502/BusB_reg[7]_1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.299     0.927 f  cpu_inst/cpu_6502/BusB[2]_i_1/O
                         net (fo=15, routed)          2.442     3.369    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  cpu_inst/cpu_6502/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.665     4.158    cpu_inst/cpu_6502/BusA_r[2]_i_4_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  cpu_inst/cpu_6502/BAL[3]_i_8/O
                         net (fo=1, routed)           0.720     5.002    cpu_inst/cpu_6502/BAL[3]_i_8_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  cpu_inst/cpu_6502/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000     5.126    cpu_inst/cpu_6502/BAL[3]_i_4_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.524 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.524    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.746 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.799     6.545    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.299     6.844 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000     6.844    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.397    45.398    
                         clock uncertainty           -0.435    44.963    
    SLICE_X42Y3          FDCE (Setup_fdce_C_D)        0.077    45.040    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         45.040    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 38.197    

Slack (MET) :             38.445ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 1.898ns (25.114%)  route 5.659ns (74.886%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  ppu_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.989     0.486    cpu_inst/cpu_6502/BusB_reg[7]_1[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124     0.610 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410     3.020    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.144 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797     3.941    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.065 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659     4.723    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000     4.847    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.487 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.805     6.292    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_4
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.306     6.598 r  cpu_inst/cpu_6502/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.598    cpu_inst/cpu_6502/BAL[3]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C
                         clock pessimism              0.397    45.399    
                         clock uncertainty           -0.435    44.964    
    SLICE_X42Y2          FDCE (Setup_fdce_C_D)        0.079    45.043    cpu_inst/cpu_6502/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         45.043    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 38.445    

Slack (MET) :             38.532ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 2.123ns (28.609%)  route 5.298ns (71.391%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           1.169     0.628    cpu_inst/cpu_6502/BusB_reg[7]_1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.299     0.927 f  cpu_inst/cpu_6502/BusB[2]_i_1/O
                         net (fo=15, routed)          2.442     3.369    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  cpu_inst/cpu_6502/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.665     4.158    cpu_inst/cpu_6502/BusA_r[2]_i_4_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  cpu_inst/cpu_6502/BAL[3]_i_8/O
                         net (fo=1, routed)           0.720     5.002    cpu_inst/cpu_6502/BAL[3]_i_8_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  cpu_inst/cpu_6502/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000     5.126    cpu_inst/cpu_6502/BAL[3]_i_4_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.524 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.524    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.638    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.860 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.302     6.162    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.461 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000     6.461    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C
                         clock pessimism              0.397    45.399    
                         clock uncertainty           -0.435    44.964    
    SLICE_X45Y4          FDCE (Setup_fdce_C_D)        0.029    44.993    cpu_inst/cpu_6502/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         44.993    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 38.532    

Slack (MET) :             38.545ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 2.029ns (27.204%)  route 5.429ns (72.796%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           1.169     0.628    cpu_inst/cpu_6502/BusB_reg[7]_1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.299     0.927 f  cpu_inst/cpu_6502/BusB[2]_i_1/O
                         net (fo=15, routed)          2.442     3.369    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  cpu_inst/cpu_6502/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.665     4.158    cpu_inst/cpu_6502/BusA_r[2]_i_4_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  cpu_inst/cpu_6502/BAL[3]_i_8/O
                         net (fo=1, routed)           0.720     5.002    cpu_inst/cpu_6502/BAL[3]_i_8_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  cpu_inst/cpu_6502/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000     5.126    cpu_inst/cpu_6502/BAL[3]_i_4_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.524 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.524    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.763 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.434     6.197    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.302     6.499 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000     6.499    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C
                         clock pessimism              0.397    45.398    
                         clock uncertainty           -0.435    44.963    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)        0.081    45.044    cpu_inst/cpu_6502/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         45.044    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 38.545    

Slack (MET) :             38.722ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.834ns (25.198%)  route 5.444ns (74.802%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.567    -0.960    ppu_inst/ppu_clk
    SLICE_X49Y13         FDRE                                         r  ppu_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  ppu_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.989     0.486    cpu_inst/cpu_6502/BusB_reg[7]_1[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124     0.610 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.410     3.020    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.144 f  cpu_inst/cpu_6502/BusA_r[1]_i_4/O
                         net (fo=2, routed)           0.797     3.941    cpu_inst/cpu_6502/BusA_r[1]_i_4_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.065 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.659     4.723    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000     4.847    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.427 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.590     6.017    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_5
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.302     6.319 r  cpu_inst/cpu_6502/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.319    cpu_inst/cpu_6502/BAL[2]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C
                         clock pessimism              0.397    45.399    
                         clock uncertainty           -0.435    44.964    
    SLICE_X42Y2          FDCE (Setup_fdce_C_D)        0.077    45.041    cpu_inst/cpu_6502/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         45.041    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                 38.722    

Slack (MET) :             39.008ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.854ns (13.797%)  route 5.336ns (86.203%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 45.038 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.559    -0.968    ppu_inst/ppu_clk
    SLICE_X43Y17         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.892     0.380    ppu_inst/ppumask[1]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.303     0.808    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     0.932 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.714     2.645    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X38Y12         LUT3 (Prop_lut3_I1_O)        0.150     2.795 r  ppu_inst/chr_rom_inst_i_8/O
                         net (fo=3, routed)           2.427     5.222    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y1          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.488    45.038    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.397    45.435    
                         clock uncertainty           -0.435    45.001    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    44.231    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.231    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 39.008    

Slack (MET) :             39.049ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.828ns (13.050%)  route 5.517ns (86.950%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 45.030 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.559    -0.968    ppu_inst/ppu_clk
    SLICE_X43Y17         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.892     0.380    ppu_inst/ppumask[1]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.303     0.808    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     0.932 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.295     2.226    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.350 r  ppu_inst/chr_rom_inst_i_10/O
                         net (fo=3, routed)           3.027     5.377    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.480    45.030    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    45.427    
                         clock uncertainty           -0.435    44.993    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    44.427    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.427    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                 39.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.276ns (29.687%)  route 0.654ns (70.313%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.565    -0.632    ppu_inst/ppu_clk
    SLICE_X48Y12         FDRE                                         r  ppu_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  ppu_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.337    cpu_inst/cpu_6502/BusB_reg[7]_1[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.040    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.085 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.167     0.252    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.297 r  cpu_inst/cpu_6502/BAH[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    cpu_inst/cpu_6502/BAH[0]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X43Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.435     0.119    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.091     0.210    cpu_inst/cpu_6502/BAH_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.141ns (11.015%)  route 1.139ns (88.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.563    -0.634    ppu_inst/ppu_clk
    SLICE_X48Y16         FDRE                                         r  ppu_inst/ppudata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  ppu_inst/ppudata_reg[3]/Q
                         net (fo=2, routed)           1.139     0.646    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871    -0.833    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.435     0.156    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.452    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ppu_inst/nmi_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/NMI_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.249%)  route 0.892ns (82.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.564    -0.633    ppu_inst/ppu_clk
    SLICE_X48Y14         FDRE                                         r  ppu_inst/nmi_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  ppu_inst/nmi_n_reg/Q
                         net (fo=2, routed)           0.892     0.400    cpu_inst/nmi_n
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.045     0.445 r  cpu_inst/NMI_n_o_i_1/O
                         net (fo=1, routed)           0.000     0.445    cpu_inst/cpu_6502/NMI_n_o_reg_0
    SLICE_X46Y7          FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X46Y7          FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.435     0.120    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.121     0.241    cpu_inst/cpu_6502/NMI_n_o_reg
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.276ns (26.295%)  route 0.774ns (73.705%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.565    -0.632    ppu_inst/ppu_clk
    SLICE_X48Y12         FDRE                                         r  ppu_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  ppu_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.337    cpu_inst/cpu_6502/BusB_reg[7]_1[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.040    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.085 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.287     0.372    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X44Y7          LUT5 (Prop_lut5_I3_O)        0.045     0.417 r  cpu_inst/cpu_6502/PC[8]_i_1/O
                         net (fo=1, routed)           0.000     0.417    cpu_inst/cpu_6502/PC[8]_i_1_n_0
    SLICE_X44Y7          FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X44Y7          FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.435     0.120    
    SLICE_X44Y7          FDCE (Hold_fdce_C_D)         0.091     0.211    cpu_inst/cpu_6502/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.141ns (10.764%)  route 1.169ns (89.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.564    -0.633    ppu_inst/ppu_clk
    SLICE_X49Y15         FDRE                                         r  ppu_inst/ppudata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  ppu_inst/ppudata_reg[1]/Q
                         net (fo=2, routed)           1.169     0.677    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871    -0.833    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.435     0.156    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.452    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.183ns (15.905%)  route 0.968ns (84.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X39Y14         FDRE                                         r  ppu_inst/v_render_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/v_render_reg[11]/Q
                         net (fo=2, routed)           0.230    -0.266    ppu_inst/v_render[11]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.042    -0.224 r  ppu_inst/chr_rom_inst_i_2/O
                         net (fo=2, routed)           0.738     0.514    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.875    -0.829    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.435     0.160    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.118     0.278    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.258%)  route 1.174ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.562    -0.635    ppu_inst/ppu_clk
    SLICE_X46Y15         FDRE                                         r  ppu_inst/ppudata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  ppu_inst/ppudata_reg[6]/Q
                         net (fo=2, routed)           1.174     0.703    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871    -0.833    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.435     0.156    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.452    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.141ns (10.477%)  route 1.205ns (89.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.562    -0.635    ppu_inst/ppu_clk
    SLICE_X47Y13         FDRE                                         r  ppu_inst/ppudata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  ppu_inst/ppudata_reg[2]/Q
                         net (fo=2, routed)           1.205     0.711    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871    -0.833    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.435     0.156    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.452    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.276ns (24.121%)  route 0.868ns (75.879%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.565    -0.632    ppu_inst/ppu_clk
    SLICE_X48Y12         FDRE                                         r  ppu_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  ppu_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.337    cpu_inst/cpu_6502/BusB_reg[7]_1[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.040    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.085 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.382     0.467    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.512 r  cpu_inst/cpu_6502/BusB_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.512    cpu_inst/cpu_6502/BusB_r[5]_i_1_n_0
    SLICE_X38Y6          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X38Y6          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.435     0.119    
    SLICE_X38Y6          FDCE (Hold_fdce_C_D)         0.120     0.239    cpu_inst/cpu_6502/BusB_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.141ns (10.327%)  route 1.224ns (89.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.563    -0.634    ppu_inst/ppu_clk
    SLICE_X48Y16         FDRE                                         r  ppu_inst/ppudata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  ppu_inst/ppudata_reg[0]/Q
                         net (fo=2, routed)           1.224     0.731    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.871    -0.833    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.435     0.156    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.452    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0
  To Clock:  ppu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.016ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        18.978ns  (logic 6.237ns (32.864%)  route 12.741ns (67.136%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 184.671 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.611 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.611    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   152.924 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913   153.837    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306   154.143 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000   154.143    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   154.570 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259   155.829    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306   156.135 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000   156.135    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   156.536 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   156.536    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   156.758 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.642   157.399    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.299   157.698 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000   157.698    ppu_inst/v[13]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444   184.671    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.397   185.068    
                         clock uncertainty           -0.435   184.633    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.081   184.714    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.714    
                         arrival time                        -157.699    
  -------------------------------------------------------------------
                         slack                                 27.016    

Slack (MET) :             27.019ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        18.973ns  (logic 6.353ns (33.485%)  route 12.620ns (66.515%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 184.671 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.611 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.611    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   152.924 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913   153.837    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306   154.143 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000   154.143    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   154.570 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259   155.829    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306   156.135 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000   156.135    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   156.536 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   156.536    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   156.870 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.521   157.390    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.303   157.693 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000   157.693    ppu_inst/v[14]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444   184.671    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.397   185.068    
                         clock uncertainty           -0.435   184.633    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.079   184.712    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.712    
                         arrival time                        -157.693    
  -------------------------------------------------------------------
                         slack                                 27.019    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        18.498ns  (logic 5.078ns (27.452%)  route 13.420ns (72.548%))
  Logic Levels:           18  (CARRY4=4 LUT2=2 LUT3=2 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   152.626 r  cpu_inst/cpu_6502/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.934   153.559    cpu_inst/cpu_6502/v_reg[4]_i_2_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.302   153.861 r  cpu_inst/cpu_6502/v[6]_i_4/O
                         net (fo=9, routed)           0.934   154.796    ppu_inst/v_reg[6]_0
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.124   154.920 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           0.800   155.719    ppu_inst/v[11]_i_4_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124   155.843 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000   155.843    ppu_inst/v[12]_i_5_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   156.091 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.825   156.917    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.302   157.219 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000   157.219    ppu_inst/v[11]_i_1_n_0
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.029   184.663    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.663    
                         arrival time                        -157.219    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        18.346ns  (logic 5.654ns (30.819%)  route 12.692ns (69.181%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   152.685 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072   153.756    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306   154.062 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736   154.798    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124   154.922 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.922    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.472 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   155.472    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   155.806 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.957   156.763    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.303   157.066 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000   157.066    ppu_inst/v[10]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.029   184.663    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.663    
                         arrival time                        -157.066    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        18.259ns  (logic 5.869ns (32.143%)  route 12.390ns (67.857%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   152.611 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.611    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   152.924 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913   153.837    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306   154.143 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000   154.143    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   154.570 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259   155.829    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306   156.135 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000   156.135    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   156.383 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.291   156.673    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.306   156.979 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000   156.979    ppu_inst/v[12]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.029   184.663    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.663    
                         arrival time                        -156.979    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             28.179ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        17.812ns  (logic 5.413ns (30.390%)  route 12.399ns (69.610%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   152.685 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072   153.756    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306   154.062 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736   154.798    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124   154.922 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.922    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   155.562 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664   156.226    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.306   156.532 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000   156.532    ppu_inst/v[8]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.077   184.711    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.711    
                         arrival time                        -156.532    
  -------------------------------------------------------------------
                         slack                                 28.179    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        17.579ns  (logic 5.538ns (31.503%)  route 12.041ns (68.497%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   152.685 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072   153.756    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306   154.062 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736   154.798    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124   154.922 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.922    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.472 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   155.472    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.694 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.307   156.001    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.299   156.300 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000   156.300    ppu_inst/v[9]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.081   184.715    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.715    
                         arrival time                        -156.300    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.592ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        17.353ns  (logic 5.009ns (28.865%)  route 12.344ns (71.135%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT3=1 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   152.503 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734   153.236    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303   153.539 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240   154.780    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124   154.904 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000   154.904    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   155.328 r  ppu_inst/v_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.443   155.771    ppu_inst/v_reg[8]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.303   156.074 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000   156.074    ppu_inst/v[6]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031   184.665    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.665    
                         arrival time                        -156.074    
  -------------------------------------------------------------------
                         slack                                 28.592    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        17.400ns  (logic 5.349ns (30.741%)  route 12.051ns (69.259%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 184.673 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   152.685 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.072   153.756    ppu_inst/v[8]_i_3_1[1]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.306   154.062 f  ppu_inst/v[9]_i_5/O
                         net (fo=8, routed)           0.736   154.798    ppu_inst/v[9]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124   154.922 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.922    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   155.502 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.317   155.818    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.302   156.120 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000   156.120    ppu_inst/v[7]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.446   184.673    ppu_inst/ppu_clk
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.397   185.070    
                         clock uncertainty           -0.435   184.635    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.079   184.714    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.714    
                         arrival time                        -156.121    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.816ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        17.129ns  (logic 4.828ns (28.186%)  route 12.301ns (71.814%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT3=1 LUT4=5 LUT6=5)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 184.672 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 138.721 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571   138.721    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456   139.176 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875   141.051    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153   141.204 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692   141.897    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331   142.228 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933   143.160    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124   143.284 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.284    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.834 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.834    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.147 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895   145.043    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306   145.349 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.396   146.744    cpu_inst/cpu_6502/addra[7]
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124   146.868 r  cpu_inst/cpu_6502/ppudata[7]_i_6/O
                         net (fo=2, routed)           0.274   147.143    cpu_inst/cpu_6502/ppudata[7]_i_6_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124   147.267 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.129   148.396    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.150   148.546 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           1.097   149.643    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.348   149.992 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.661   150.652    ppu_inst/v_reg[14]_i_10_0
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.328   150.980 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.974   151.955    ppu_inst/v[4]_i_15_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124   152.079 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.079    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   152.503 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734   153.236    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303   153.539 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240   154.780    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124   154.904 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000   154.904    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   155.151 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.400   155.551    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.299   155.850 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000   155.850    ppu_inst/v[5]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445   184.672    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/C
                         clock pessimism              0.397   185.069    
                         clock uncertainty           -0.435   184.634    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031   184.665    ppu_inst/v_reg[5]
  -------------------------------------------------------------------
                         required time                        184.665    
                         arrival time                        -155.850    
  -------------------------------------------------------------------
                         slack                                 28.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_hi_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.294ns (31.127%)  route 0.651ns (68.873%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           0.464     0.067    ppu_inst/vram_inst_n_3
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.112 r  ppu_inst/next_name_table_reg_inferred_i_13/O
                         net (fo=3, routed)           0.187     0.299    ppu_inst/next_name_table_reg_inferred_i_13_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  ppu_inst/next_pt_hi_reg_inferred_i_4/O
                         net (fo=1, routed)           0.000     0.344    ppu_inst/next_pt_hi_reg[4]
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092     0.206    ppu_inst/pt_hi_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_lo_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.294ns (30.107%)  route 0.683ns (69.893%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           0.464     0.067    ppu_inst/vram_inst_n_3
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.112 r  ppu_inst/next_name_table_reg_inferred_i_13/O
                         net (fo=3, routed)           0.219     0.331    ppu_inst/next_name_table_reg_inferred_i_13_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  ppu_inst/next_pt_lo_reg_inferred_i_4/O
                         net (fo=1, routed)           0.000     0.376    ppu_inst/next_pt_lo_reg[4]
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[4]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092     0.206    ppu_inst/pt_lo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/ppustatus_read_reg/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.865%)  route 0.855ns (82.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.855     0.366    cpu_inst/cpu_6502/write_n
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.411 r  cpu_inst/cpu_6502/ppustatus_read_i_1/O
                         net (fo=1, routed)           0.000     0.411    ppu_inst/ppustatus_read_reg_0
    SLICE_X43Y11         FDRE                                         r  ppu_inst/ppustatus_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.833    -0.872    ppu_inst/ppu_clk
    SLICE_X43Y11         FDRE                                         r  ppu_inst/ppustatus_read_reg/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.435     0.118    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.091     0.209    ppu_inst/ppustatus_read_reg
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.294ns (28.092%)  route 0.753ns (71.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           0.464     0.067    ppu_inst/vram_inst_n_3
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.112 r  ppu_inst/next_name_table_reg_inferred_i_13/O
                         net (fo=3, routed)           0.289     0.401    ppu_inst/next_name_table_reg_inferred_i_13_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.446 r  ppu_inst/next_name_table_reg_inferred_i_4/O
                         net (fo=1, routed)           0.000     0.446    ppu_inst/next_name_table_reg[4]
    SLICE_X37Y14         FDRE                                         r  ppu_inst/name_table_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X37Y14         FDRE                                         r  ppu_inst/name_table_reg_reg[4]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.091     0.205    ppu_inst/name_table_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_lo_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.525%)  route 0.774ns (72.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.599     0.203    ppu_inst/vram_inst_n_0
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.248 r  ppu_inst/next_name_table_reg_inferred_i_10/O
                         net (fo=3, routed)           0.175     0.422    ppu_inst/next_name_table_reg_inferred_i_10_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.467 r  ppu_inst/next_pt_lo_reg_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.467    ppu_inst/next_pt_lo_reg[7]
    SLICE_X36Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X36Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[7]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.091     0.205    ppu_inst/pt_lo_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.294ns (26.317%)  route 0.823ns (73.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.606     0.209    ppu_inst/vram_inst_n_7
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.254 r  ppu_inst/next_name_table_reg_inferred_i_17/O
                         net (fo=3, routed)           0.217     0.471    ppu_inst/next_name_table_reg_inferred_i_17_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.516 r  ppu_inst/next_name_table_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     0.516    ppu_inst/next_name_table_reg[0]
    SLICE_X38Y13         FDRE                                         r  ppu_inst/name_table_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X38Y13         FDRE                                         r  ppu_inst/name_table_reg_reg[0]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.121     0.235    ppu_inst/name_table_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_hi_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.294ns (26.781%)  route 0.804ns (73.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.599     0.203    ppu_inst/vram_inst_n_0
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.248 r  ppu_inst/next_name_table_reg_inferred_i_10/O
                         net (fo=3, routed)           0.204     0.452    ppu_inst/next_name_table_reg_inferred_i_10_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.497 r  ppu_inst/next_pt_hi_reg_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.497    ppu_inst/next_pt_hi_reg[7]
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.435     0.113    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091     0.204    ppu_inst/pt_hi_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/ppuctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.254ns (22.294%)  route 0.885ns (77.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.566    -0.631    cpu_inst/cpu_6502/CLK
    SLICE_X46Y3          FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/Q
                         net (fo=8, routed)           0.333    -0.134    cpu_inst/cpu_6502/Write_Data_r[3]
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.089 r  cpu_inst/cpu_6502/iram_inst_i_23/O
                         net (fo=8, routed)           0.552     0.463    cpu_inst/cpu_6502/D[2]
    SLICE_X47Y11         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  cpu_inst/cpu_6502/ppuctrl[2]_i_1/O
                         net (fo=1, routed)           0.000     0.508    ppu_inst/ppuctrl_reg[2]_1
    SLICE_X47Y11         FDRE                                         r  ppu_inst/ppuctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.834    -0.871    ppu_inst/ppu_clk
    SLICE_X47Y11         FDRE                                         r  ppu_inst/ppuctrl_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.435     0.119    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.091     0.210    ppu_inst/ppuctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_lo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.294ns (26.603%)  route 0.811ns (73.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.606     0.209    ppu_inst/vram_inst_n_7
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.254 r  ppu_inst/next_name_table_reg_inferred_i_17/O
                         net (fo=3, routed)           0.205     0.459    ppu_inst/next_name_table_reg_inferred_i_17_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.504 r  ppu_inst/next_pt_lo_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     0.504    ppu_inst/next_pt_lo_reg[0]
    SLICE_X37Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X37Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.435     0.114    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.092     0.206    ppu_inst/pt_lo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.294ns (26.424%)  route 0.819ns (73.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.596    -0.601    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204    -0.397 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.535     0.138    ppu_inst/vram_inst_n_2
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.045     0.183 r  ppu_inst/next_name_table_reg_inferred_i_12/O
                         net (fo=3, routed)           0.283     0.467    ppu_inst/next_name_table_reg_inferred_i_12_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.512 r  ppu_inst/next_name_table_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     0.512    ppu_inst/next_name_table_reg[5]
    SLICE_X37Y12         FDRE                                         r  ppu_inst/name_table_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.830    -0.875    ppu_inst/ppu_clk
    SLICE_X37Y12         FDRE                                         r  ppu_inst/name_table_reg_reg[5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.435     0.115    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.092     0.207    ppu_inst/name_table_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  master_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.266ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.067%)  route 3.859ns (86.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 45.001 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.970     3.479    cpu_inst/cpu_6502/clear
    SLICE_X42Y3          FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    45.001    cpu_inst/cpu_6502/CLK
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.560    45.561    
                         clock uncertainty           -0.497    45.064    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.319    44.745    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         44.745    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 41.266    

Slack (MET) :             41.288ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.580ns (13.388%)  route 3.752ns (86.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.864     3.373    cpu_inst/cpu_6502/clear
    SLICE_X43Y1          FDCE                                         f  cpu_inst/cpu_6502/IR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X43Y1          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[0]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    44.660    cpu_inst/cpu_6502/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 41.288    

Slack (MET) :             41.288ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[2]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.580ns (13.388%)  route 3.752ns (86.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.864     3.373    cpu_inst/cpu_6502/clear
    SLICE_X43Y1          FDCE                                         f  cpu_inst/cpu_6502/IR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X43Y1          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[2]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    44.660    cpu_inst/cpu_6502/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 41.288    

Slack (MET) :             41.288ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[3]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.580ns (13.388%)  route 3.752ns (86.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.864     3.373    cpu_inst/cpu_6502/clear
    SLICE_X43Y1          FDCE                                         f  cpu_inst/cpu_6502/IR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X43Y1          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[3]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    44.660    cpu_inst/cpu_6502/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 41.288    

Slack (MET) :             41.320ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/S_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.580ns (13.487%)  route 3.720ns (86.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.832     3.341    cpu_inst/cpu_6502/clear
    SLICE_X43Y2          FDCE                                         f  cpu_inst/cpu_6502/S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X43Y2          FDCE                                         r  cpu_inst/cpu_6502/S_reg[0]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    44.660    cpu_inst/cpu_6502/S_reg[0]
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 41.320    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.580ns (13.487%)  route 3.720ns (86.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.832     3.341    cpu_inst/cpu_6502/clear
    SLICE_X42Y2          FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.319    44.746    cpu_inst/cpu_6502/BAL_reg[0]
  -------------------------------------------------------------------
                         required time                         44.746    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.580ns (13.487%)  route 3.720ns (86.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.832     3.341    cpu_inst/cpu_6502/clear
    SLICE_X42Y2          FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[1]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.319    44.746    cpu_inst/cpu_6502/BAL_reg[1]
  -------------------------------------------------------------------
                         required time                         44.746    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.580ns (13.487%)  route 3.720ns (86.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.832     3.341    cpu_inst/cpu_6502/clear
    SLICE_X42Y2          FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.319    44.746    cpu_inst/cpu_6502/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         44.746    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.580ns (13.487%)  route 3.720ns (86.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 45.002 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.832     3.341    cpu_inst/cpu_6502/clear
    SLICE_X42Y2          FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    45.002    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C
                         clock pessimism              0.560    45.562    
                         clock uncertainty           -0.497    45.065    
    SLICE_X42Y2          FDCE (Recov_fdce_C_CLR)     -0.319    44.746    cpu_inst/cpu_6502/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         44.746    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.407ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/S_reg[3]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.580ns (13.500%)  route 3.716ns (86.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 44.999 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.567    -0.960    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.889     0.385    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.124     0.509 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         2.828     3.337    cpu_inst/cpu_6502/clear
    SLICE_X38Y3          FDCE                                         f  cpu_inst/cpu_6502/S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.448    44.999    cpu_inst/cpu_6502/CLK
    SLICE_X38Y3          FDCE                                         r  cpu_inst/cpu_6502/S_reg[3]/C
                         clock pessimism              0.560    45.559    
                         clock uncertainty           -0.497    45.062    
    SLICE_X38Y3          FDCE (Recov_fdce_C_CLR)     -0.319    44.743    cpu_inst/cpu_6502/S_reg[3]
  -------------------------------------------------------------------
                         required time                         44.743    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                 41.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[7]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.216%)  route 0.473ns (71.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.158     0.027    cpu_inst/cpu_6502/clear
    SLICE_X39Y5          FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X39Y5          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[7]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.689    cpu_inst/cpu_6502/BusB_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Write_Data_r_reg[0]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.148%)  route 0.475ns (71.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.159     0.029    cpu_inst/cpu_6502/clear
    SLICE_X47Y6          FDCE                                         f  cpu_inst/cpu_6502/Write_Data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X47Y6          FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[0]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X47Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.707    cpu_inst/cpu_6502/Write_Data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[5]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.273%)  route 0.550ns (74.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.234     0.104    cpu_inst/cpu_6502/clear
    SLICE_X42Y9          FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X42Y9          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[5]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X42Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.664    cpu_inst/cpu_6502/BAH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[6]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.273%)  route 0.550ns (74.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.234     0.104    cpu_inst/cpu_6502/clear
    SLICE_X42Y9          FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X42Y9          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[6]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X42Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.664    cpu_inst/cpu_6502/BAH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[7]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.273%)  route 0.550ns (74.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.234     0.104    cpu_inst/cpu_6502/clear
    SLICE_X42Y9          FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X42Y9          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[7]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X42Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.664    cpu_inst/cpu_6502/BAH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[8]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.808%)  route 0.595ns (76.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.280     0.149    cpu_inst/cpu_6502/clear
    SLICE_X44Y7          FDCE                                         f  cpu_inst/cpu_6502/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X44Y7          FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X44Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.708    cpu_inst/cpu_6502/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Write_Data_r_reg[1]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.684%)  route 0.672ns (78.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.356     0.226    cpu_inst/cpu_6502/clear
    SLICE_X48Y6          FDCE                                         f  cpu_inst/cpu_6502/Write_Data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.838    -0.867    cpu_inst/cpu_6502/CLK
    SLICE_X48Y6          FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[1]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X48Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    cpu_inst/cpu_6502/Write_Data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/P_reg[2]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.433%)  route 0.682ns (78.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.366     0.236    cpu_inst/cpu_6502/clear
    SLICE_X46Y1          FDCE                                         f  cpu_inst/cpu_6502/P_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X46Y1          FDCE                                         r  cpu_inst/cpu_6502/P_reg[2]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X46Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.681    cpu_inst/cpu_6502/P_reg[2]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[2]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.880%)  route 0.664ns (78.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.349     0.218    cpu_inst/cpu_6502/clear
    SLICE_X45Y8          FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X45Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[2]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X45Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.708    cpu_inst/cpu_6502/BAH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[3]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.880%)  route 0.664ns (78.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X45Y9          FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.316    -0.176    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X47Y5          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.349     0.218    cpu_inst/cpu_6502/clear
    SLICE_X45Y8          FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X45Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[3]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X45Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.708    cpu_inst/cpu_6502/BAH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.926    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.527ns  (logic 1.438ns (40.768%)  route 2.089ns (59.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.089     3.527    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X2Y44          FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.522     1.525    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y44          FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.206ns (20.114%)  route 0.819ns (79.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.819     1.026    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X2Y44          FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.868     0.870    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y44          FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.978 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.978    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.977 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.977    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.970 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.970    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y36          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.970 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.970    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y36          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y36          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.951 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.951    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.948 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.948    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y36          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.948 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     2.948    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y36          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y36          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 1.309ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y35          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     2.943 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000     2.943    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.515     1.518    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y35          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.562     1.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.908 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.908    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.446     1.449    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.562     1.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.907 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.907    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.446     1.449    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.583     0.585    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.129     0.855    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.851     0.853    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.589     0.591    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X3Y30          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.124     0.856    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X2Y31          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.859     0.861    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X2Y31          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.848%)  route 0.141ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X6Y28          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     0.751 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.141     0.891    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X6Y28          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.854     0.856    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X6Y28          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.561     0.563    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X10Y31         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.949 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.949    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X10Y31         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.829     0.831    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y31         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.562     0.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.950 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.950    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.830     0.832    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.562     0.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.952 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.952    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.830     0.832    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.561     0.563    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X10Y31         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.953 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.953    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X10Y31         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.829     0.831    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y31         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.562     0.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.954 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.954    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.830     0.832    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.562     0.564    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y32         RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.958 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.958    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.830     0.832    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y32         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.466%)  route 0.246ns (63.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.588     0.590    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y29          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.246     0.976    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y31          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.859     0.861    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y31          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 3.257ns (64.788%)  route 1.770ns (35.212%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.548     3.237    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.854 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.617     5.471    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.331 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.738 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     7.387    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     7.760 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.504     8.264    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 3.381ns (67.985%)  route 1.592ns (32.015%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.548     3.237    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.854 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.617     5.471    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.331 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.738 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     7.387    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     7.760 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.326     8.086    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.210    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.431     1.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 3.257ns (66.204%)  route 1.663ns (33.796%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.548     3.237    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.854 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.617     5.471    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.331 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.738 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     7.387    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     7.760 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.397     8.157    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.501ns  (logic 2.884ns (82.376%)  route 0.617ns (17.624%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.548     3.237    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.854 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.617     5.471    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.331 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.738 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.738    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X33Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427     1.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.748ns (28.436%)  route 1.882ns (71.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.241    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y57         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     3.660 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.252     4.913    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.329     5.242 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.630     5.872    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X38Y56         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.432     1.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X38Y56         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.608ns (24.426%)  route 1.881ns (75.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.241    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     3.697 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.109     4.807    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y59         LUT5 (Prop_lut5_I1_O)        0.152     4.959 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.772     5.730    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427     1.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.664ns (27.757%)  route 1.728ns (72.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.549     3.238    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     3.756 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.084     4.840    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.146     4.986 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.644     5.630    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427     1.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.382ns  (logic 0.642ns (26.950%)  route 1.740ns (73.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.241    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X10Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           1.263     5.022    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.146 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.477     5.623    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.428     1.431    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.608ns (25.697%)  route 1.758ns (74.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.225     4.923    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y62         LUT5 (Prop_lut5_I1_O)        0.152     5.075 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.533     5.608    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.428     1.431    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.608ns (26.032%)  route 1.728ns (73.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.109     4.808    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y58         LUT5 (Prop_lut5_I1_O)        0.152     4.960 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.618     5.578    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X38Y56         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.432     1.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X38Y56         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.210    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y62          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128     1.338 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.110     1.448    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.855     0.856    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.344 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.104     1.448    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.825     0.826    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X43Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.604%)  route 0.173ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.585     1.207    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.371 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.173     1.544    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X7Y67          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.852     0.853    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y67          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.912%)  route 0.305ns (62.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y57         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.249     1.572    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.617 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.055     1.673    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X38Y57         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.826     0.828    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X38Y57         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.377%)  route 0.325ns (63.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.207     1.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.572 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.119     1.691    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.823     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X38Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.526%)  route 0.353ns (65.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.191     1.514    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.559 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.162     1.721    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X38Y58         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.826     0.828    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X38Y58         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.174%)  route 0.358ns (65.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.190     1.513    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.558 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.168     1.726    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X42Y60         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.827     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X42Y60         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.699%)  route 0.383ns (67.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.209     1.530    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.575 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.174     1.749    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.822     0.824    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.185ns (31.689%)  route 0.399ns (68.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.279     1.602    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y59         LUT5 (Prop_lut5_I1_O)        0.044     1.646 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.119     1.766    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X38Y59         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.826     0.828    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X38Y59         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.208ns (34.927%)  route 0.388ns (65.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.221     1.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.044     1.608 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.166     1.774    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.822     0.824    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.078%)  route 0.628ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622     3.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     3.767 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.628     4.395    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X1Y55          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.506     1.509    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 1.816ns (50.136%)  route 1.806ns (49.864%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.653     4.349    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.929 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.336 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     5.985    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     6.358 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.504     6.862    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.940ns (54.370%)  route 1.628ns (45.630%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.653     4.349    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.929 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.336 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     5.985    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     6.358 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.326     6.684    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.808 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.808    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.431     1.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 1.816ns (51.670%)  route 1.699ns (48.330%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.653     4.349    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.929 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.336 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.649     5.985    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.373     6.358 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.397     6.755    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 0.828ns (30.349%)  route 1.900ns (69.651%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.440     4.137    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.261 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.283     4.544    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.124     4.668 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.176     5.844    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.124     5.968 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.968    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X13Y69         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.426     1.429    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y69         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.096ns  (logic 1.443ns (68.845%)  route 0.653ns (31.155%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.653     4.349    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.929 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.336 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.336    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X33Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.427     1.430    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.580ns (27.802%)  route 1.506ns (72.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.832     4.528    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.652 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.674     5.326    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X40Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.835%)  route 0.995ns (63.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.442     4.138    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.262 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.552     4.815    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.429     1.432    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.558ns  (logic 0.575ns (36.900%)  route 0.983ns (63.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.551     3.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     3.696 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.442     4.138    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.119     4.257 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.541     4.798    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.431     1.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.154%)  route 0.805ns (63.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.618     3.307    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     3.763 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.805     4.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X6Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.498     1.501    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X6Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.210    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.351 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.258     1.609    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X1Y55          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.861     0.863    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.423    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X42Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.828     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X42Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.836%)  route 0.116ns (45.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.178    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.116     1.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.824     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.207    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.348 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.101     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.855     0.856    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.670%)  route 0.168ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.168     1.488    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.825     0.826    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X43Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.534%)  route 0.169ns (54.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.169     1.489    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.824     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.745%)  route 0.223ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.223     1.543    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X41Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.828     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X41Y58         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.191     1.511    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.556 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.556    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.827     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.193     1.513    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.558 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.827     0.829    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.963%)  route 0.262ns (65.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.207    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.348 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.262     1.610    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X6Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.854     0.855    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X6Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 0.480ns (8.233%)  route 5.350ns (91.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.556     4.556    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.153     4.709 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.795     5.503    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.327     5.830 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.830    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.480ns (8.582%)  route 5.113ns (91.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.556     4.556    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.153     4.709 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.558     5.266    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.327     5.593 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.593    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 0.124ns (2.356%)  route 5.139ns (97.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505     5.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X2Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y55          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 0.124ns (2.361%)  route 5.128ns (97.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.494     5.252    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 0.124ns (2.361%)  route 5.128ns (97.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.634     4.634    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     4.758 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.494     5.252    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y56          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.000ns (0.000%)  route 0.876ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.876     0.876    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X31Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.548    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.000ns (0.000%)  route 0.986ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.986     0.986    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X37Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.546    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.039     1.039    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.039     1.039    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.039     1.039    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.039     1.039    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.088     1.088    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.088     1.088    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.088     1.088    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.088     1.088    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 1.252ns (39.384%)  route 1.927ns (60.616%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.621     1.623    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X4Y56          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     2.079 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         1.927     4.006    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/sync_reset
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__64/O
                         net (fo=1, routed)           0.000     4.130    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/lopt_9
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.531 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.531    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.802 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     4.802    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X31Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.428     2.883    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y66         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 0.456ns (15.343%)  route 2.516ns (84.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.621     1.623    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X4Y56          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         2.516     4.595    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X7Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.501     2.956    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.828%)  route 1.375ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.548     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.375     3.443    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X37Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.567 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.567    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X37Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.425     2.880    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 0.456ns (23.944%)  route 1.448ns (76.056%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.549     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X40Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          1.448     3.455    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X9Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X9Y65          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.664ns  (logic 0.419ns (25.185%)  route 1.245ns (74.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.547     1.549    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           1.245     3.213    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X9Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.533ns  (logic 0.456ns (29.747%)  route 1.077ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.546     1.548    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y62         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           1.077     3.081    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X8Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X8Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.518ns (37.547%)  route 0.862ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.548     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X12Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.862     2.930    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X9Y68          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.430     2.885    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y68          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.226%)  route 0.838ns (64.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.541     1.543    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.999 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.838     2.837    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.432     2.887    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.164ns  (logic 0.456ns (39.175%)  route 0.708ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.612     1.614    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y67          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     2.070 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.708     2.778    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X8Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.432     2.887    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X8Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.189%)  route 0.738ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.543     1.545    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.738     2.739    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X10Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.431     2.886    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X10Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.116     0.814    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.117     0.815    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.558     0.560    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y64         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.116     0.816    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.558     0.560    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y64         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.116     0.816    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.558     0.560    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y64         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.117     0.817    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.554     0.556    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X14Y69         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.099     0.819    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X14Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.101     0.823    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X12Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     0.832    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.555     0.557    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y68         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.168     0.866    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X10Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X10Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y67         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.169     0.868    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y67          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.015ns  (logic 2.107ns (23.372%)  route 6.908ns (76.628%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.295    24.016    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.152    24.168 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.842    25.010    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X6Y63          LUT5 (Prop_lut5_I4_O)        0.348    25.358 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.808    26.166    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124    26.290 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.427    27.717    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.154    27.871 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.795    28.666    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.327    28.993 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.993    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.778ns  (logic 2.107ns (24.003%)  route 6.671ns (75.997%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.295    24.016    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.152    24.168 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.842    25.010    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X6Y63          LUT5 (Prop_lut5_I4_O)        0.348    25.358 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.808    26.166    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124    26.290 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.427    27.717    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.154    27.871 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.558    28.429    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.327    28.756 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.756    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.487ns  (logic 1.750ns (23.374%)  route 5.737ns (76.626%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.295    24.016    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.152    24.168 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.842    25.010    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X6Y63          LUT5 (Prop_lut5_I4_O)        0.348    25.358 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.808    26.166    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124    26.290 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.051    27.341    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    27.465 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.465    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X3Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.963    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 1.358ns (25.186%)  route 4.034ns (74.814%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.619    25.370    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X34Y67         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.426     2.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X34Y67         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.358ns (25.856%)  route 3.894ns (74.144%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.479    25.230    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X34Y66         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.427     2.882    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X34Y66         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.502ns (28.601%)  route 3.750ns (71.399%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.326    22.721 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.295    24.016    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.152    24.168 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.713    24.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.348    25.229 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.229    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X8Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y64          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.358ns (25.900%)  route 3.885ns (74.100%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.470    25.221    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X34Y61         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.431     2.886    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X34Y61         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.358ns (26.155%)  route 3.834ns (73.845%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.419    25.170    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.430     2.885    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.358ns (26.155%)  route 3.834ns (73.845%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.419    25.170    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X34Y62         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.430     2.885    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.358ns (26.615%)  route 3.744ns (73.385%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.978    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.524    20.502 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.308    21.809    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152    21.961 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    22.395    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.355    22.750 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.424    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.329    25.080    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X34Y65         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.428     2.883    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X34Y65         SRLC16E                                      r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.210    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141     1.351 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.098     1.449    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.494 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.494    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.586    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.071ns (4.470%)  route 1.517ns (95.530%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.727    18.014    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.045    18.059 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.196    18.255    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X7Y58          FDPE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.586    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y58          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.212ns (49.050%)  route 0.220ns (50.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.220    18.263    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X7Y58          LUT5 (Prop_lut5_I2_O)        0.045    18.308 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.308    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X7Y58          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.586    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y58          FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.236ns (46.470%)  route 0.272ns (53.530%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.876    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.022 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.134    18.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.138    18.339    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.045    18.384 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000    18.384    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.588    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.212ns (41.490%)  route 0.299ns (58.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.139    18.181    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.226 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.160    18.386    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.585    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.212ns (41.490%)  route 0.299ns (58.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.139    18.181    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.226 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.160    18.386    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.585    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.212ns (41.490%)  route 0.299ns (58.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.139    18.181    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.226 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.160    18.386    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.585    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.212ns (41.490%)  route 0.299ns (58.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.875    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.167    18.042 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.139    18.181    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.226 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.160    18.386    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.585    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.197%)  route 0.275ns (53.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.876    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.022 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.134    18.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.141    18.342    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.045    18.387 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000    18.387    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.588    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.236ns (43.805%)  route 0.303ns (56.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.876    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.022 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.225    18.247    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045    18.292 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.078    18.370    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.045    18.415 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000    18.415    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X2Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.588    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 0.124ns (3.195%)  route 3.758ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     3.882    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y61          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.959    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 0.124ns (3.195%)  route 3.758ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     3.882    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y61          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.959    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 0.124ns (3.195%)  route 3.758ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     3.882    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y61          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.959    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 0.124ns (3.195%)  route 3.758ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     3.882    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y61          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.959    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.124ns (3.447%)  route 3.473ns (96.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.766     3.597    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y60          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    19.626    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.124ns (3.447%)  route 3.473ns (96.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.766     3.597    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y60          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    19.626    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.124ns (3.447%)  route 3.473ns (96.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.766     3.597    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y60          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    19.626    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.124ns (3.447%)  route 3.473ns (96.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.707     2.707    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y59          LUT1 (Prop_lut1_I0_O)        0.124     2.831 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.766     3.597    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y60          FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    19.626    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y60          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 0.124ns (3.822%)  route 3.120ns (96.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.477     2.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.124     2.601 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.644     3.244    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.506     2.961    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 0.124ns (3.822%)  route 3.120ns (96.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.477     2.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.124     2.601 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.644     3.244    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.506     2.961    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.287%)  route 1.324ns (96.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167     1.369    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.287%)  route 1.324ns (96.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167     1.369    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.287%)  route 1.324ns (96.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167     1.369    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.287%)  route 1.324ns (96.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.167     1.369    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.043ns (3.114%)  route 1.338ns (96.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.043     1.200 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.181     1.381    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.583    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.043ns (3.114%)  route 1.338ns (96.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.043     1.200 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.181     1.381    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.583    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.043ns (3.114%)  route 1.338ns (96.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.043     1.200 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.181     1.381    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.583    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.043ns (3.114%)  route 1.338ns (96.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.043     1.200 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.181     1.381    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.583    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.045ns (3.244%)  route 1.342ns (96.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185     1.387    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.045ns (3.244%)  route 1.342ns (96.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.157     1.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.045     1.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185     1.387    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.250    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.610ns (23.741%)  route 1.959ns (76.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.547     1.549    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     2.005 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           1.135     3.140    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.154     3.294 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.824     4.118    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X44Y63         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433     2.888    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.547%)  route 1.452ns (71.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.547     1.549    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     2.005 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.827     2.832    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.956 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.624     3.581    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X44Y62         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.044ns  (logic 0.518ns (49.601%)  route 0.526ns (50.399%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.550     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X42Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.526     2.596    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X41Y59         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.890    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.680%)  route 0.588ns (56.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.550     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.588     2.596    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X39Y60         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433     2.888    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.765%)  route 0.499ns (52.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.616     1.618    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.499     2.573    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y63          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.957    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.765%)  route 0.499ns (52.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.616     1.618    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.499     2.573    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y63          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.957    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.585     0.587    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     0.728 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.162     0.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y63          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.580    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.585     0.587    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y63          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     0.728 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.162     0.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y63          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.580    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.416%)  route 0.189ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.558     0.560    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X42Y59         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.189     0.913    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X41Y59         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.908%)  route 0.231ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.557     0.559    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y60         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.231     0.931    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X39Y60         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.101%)  route 0.453ns (70.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.555     0.557    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y63         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.230     0.927    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X41Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.972 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.223     1.196    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X44Y62         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.185ns (22.845%)  route 0.625ns (77.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.555     0.557    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y65         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.306     1.003    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.044     1.047 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.319     1.367    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X44Y63         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.918ns (17.911%)  route 4.207ns (82.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757     8.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.918ns (17.911%)  route 4.207ns (82.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757     8.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.918ns (17.911%)  route 4.207ns (82.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757     8.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.918ns (17.911%)  route 4.207ns (82.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.757     8.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 0.918ns (18.317%)  route 4.094ns (81.683%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.643     8.322    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433     2.888    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 0.918ns (18.438%)  route 4.061ns (81.562%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.610     8.289    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.433     2.888    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 0.918ns (18.949%)  route 3.927ns (81.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.476     8.155    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.890    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y59         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 0.918ns (18.971%)  route 3.921ns (81.029%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.470     8.149    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y62         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.918ns (20.209%)  route 3.625ns (79.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.152     6.679 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.174     7.853    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.434     2.889    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 0.890ns (22.517%)  route 3.062ns (77.483%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.310    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y59          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     3.828 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.690     4.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.124     4.642 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     5.406 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.121     6.527    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.651 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.612     7.263    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.957    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y63          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.195%)  route 0.120ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     1.329 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.120     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.339%)  route 0.135ns (47.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     1.329 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.135     1.464    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.212    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.353 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.115     1.468    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.291%)  route 0.137ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.212    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.128     1.340 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.137     1.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.155     1.500    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.163     1.508    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.446%)  route 0.163ns (53.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.212    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.353 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.163     1.515    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.584    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y58          FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.897%)  route 0.166ns (54.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.211    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.141     1.352 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.166     1.518    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.583    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y61          FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.173     1.518    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X39Y60         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.089%)  route 0.204ns (57.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y61         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     1.329 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.204     1.533    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y63         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/controller_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.487ns  (logic 0.670ns (45.065%)  route 0.817ns (54.935%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[7]_P/C
    SLICE_X50Y12         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[7]_P/Q
                         net (fo=1, routed)           0.817     1.335    cpu_inst/cpu_6502/controller_out_reg[0]
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.152     1.487 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.487    controller/BusB[0]_i_2
    SLICE_X49Y12         LDCE                                         r  controller/controller_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.164ns  (logic 0.518ns (44.503%)  route 0.646ns (55.497%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[5]_P/C
    SLICE_X50Y12         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[5]_P/Q
                         net (fo=1, routed)           0.646     1.164    controller/gamepad2/Q_reg[5]_P_n_0
    SLICE_X50Y12         FDPE                                         r  controller/gamepad2/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.163ns  (logic 0.518ns (44.537%)  route 0.645ns (55.463%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[6]_P/C
    SLICE_X50Y12         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.645     1.163    controller/gamepad2/Q_reg[6]_P_n_0
    SLICE_X50Y12         FDPE                                         r  controller/gamepad2/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[6]_P/C
    SLICE_X52Y12         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad1/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.610     1.128    controller/gamepad1/Q_reg[6]_P_n_0
    SLICE_X52Y12         FDPE                                         r  controller/gamepad1/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[2]_P/C
    SLICE_X51Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.633     1.089    controller/gamepad2/Q_reg[2]_P_n_0
    SLICE_X51Y12         FDPE                                         r  controller/gamepad2/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.456ns (42.014%)  route 0.629ns (57.986%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[0]_P/C
    SLICE_X51Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.629     1.085    controller/gamepad2/Q_reg[0]_P_n_0
    SLICE_X51Y12         FDPE                                         r  controller/gamepad2/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[2]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad1/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.622     1.078    controller/gamepad1/Q_reg[2]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[0]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad1/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.616     1.072    controller/gamepad1/Q_reg[0]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[1]_P/C
    SLICE_X51Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.613     1.069    controller/gamepad2/Q_reg[1]_P_n_0
    SLICE_X51Y12         FDPE                                         r  controller/gamepad2/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[1]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad1/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.605     1.061    controller/gamepad1/Q_reg[1]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[3]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[3]_P/Q
                         net (fo=1, routed)           0.112     0.253    controller/gamepad1/Q_reg[3]_P_n_0
    SLICE_X52Y12         FDPE                                         r  controller/gamepad1/Q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[3]_P/C
    SLICE_X51Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[3]_P/Q
                         net (fo=1, routed)           0.112     0.253    controller/gamepad2/Q_reg[3]_P_n_0
    SLICE_X50Y12         FDPE                                         r  controller/gamepad2/Q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[4]_P/C
    SLICE_X52Y12         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  controller/gamepad1/Q_reg[4]_P/Q
                         net (fo=1, routed)           0.170     0.334    controller/gamepad1/Q_reg[4]_P_n_0
    SLICE_X52Y12         FDPE                                         r  controller/gamepad1/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[5]_P/C
    SLICE_X52Y12         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  controller/gamepad1/Q_reg[5]_P/Q
                         net (fo=1, routed)           0.170     0.334    controller/gamepad1/Q_reg[5]_P_n_0
    SLICE_X52Y12         FDPE                                         r  controller/gamepad1/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[4]_P/C
    SLICE_X50Y12         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  controller/gamepad2/Q_reg[4]_P/Q
                         net (fo=1, routed)           0.170     0.334    controller/gamepad2/Q_reg[4]_P_n_0
    SLICE_X50Y12         FDPE                                         r  controller/gamepad2/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[1]_P/C
    SLICE_X51Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.200     0.341    controller/gamepad2/Q_reg[1]_P_n_0
    SLICE_X51Y12         FDPE                                         r  controller/gamepad2/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[1]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.201     0.342    controller/gamepad1/Q_reg[1]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[2]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.204     0.345    controller/gamepad1/Q_reg[2]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[6]_P/C
    SLICE_X52Y12         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  controller/gamepad1/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.201     0.365    controller/gamepad1/Q_reg[6]_P_n_0
    SLICE_X52Y12         FDPE                                         r  controller/gamepad1/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[0]_P/C
    SLICE_X53Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.228     0.369    controller/gamepad1/Q_reg[0]_P_n_0
    SLICE_X53Y12         FDPE                                         r  controller/gamepad1/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.889%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    N15                                               0.000    25.000 f  Clk (IN)
                         net (fo=0)                   0.000    25.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396    25.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.731 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.265    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    23.294 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    24.107    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.374    22.733 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.267    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    23.296 f  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812    24.107    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.567    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 0.096ns (2.521%)  route 3.713ns (97.479%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     6.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.809     2.938 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.968     4.906    controller/mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     5.002 f  controller/mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.744     6.746    controller/mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.310ns  (logic 0.026ns (1.985%)  route 1.284ns (98.015%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.627     0.629    controller/mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.294 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  master_clk_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/controller_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.237ns  (logic 2.633ns (25.722%)  route 7.604ns (74.278%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           1.112     9.129    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.152     9.281 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.281    controller/BusB[0]_i_2
    SLICE_X49Y12         LDCE                                         r  controller/controller_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X50Y12         FDPE                                         f  controller/gamepad2/Q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X50Y12         FDPE                                         f  controller/gamepad2/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X50Y12         FDPE                                         f  controller/gamepad2/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 2.605ns (25.712%)  route 7.527ns (74.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.524     9.176    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X50Y12         FDPE                                         f  controller/gamepad2/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 2.605ns (25.776%)  route 7.501ns (74.224%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.571    -0.956    cpu_inst/cpu_6502/CLK
    SLICE_X48Y7          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.500 f  cpu_inst/cpu_6502/MCycle_reg[1]/Q
                         net (fo=68, routed)          1.875     1.375    cpu_inst/cpu_6502/MCycle[1]
    SLICE_X46Y4          LUT2 (Prop_lut2_I0_O)        0.153     1.528 f  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13/O
                         net (fo=1, routed)           0.692     2.221    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_13_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.552 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          0.933     3.484    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.608 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.608    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.158 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.158    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.895     5.366    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.306     5.672 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.601     7.274    cpu_inst/cpu_6502/addra[7]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.495     7.892    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.016 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.512     8.528    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.652 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.498     9.151    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X53Y12         FDPE                                         f  controller/gamepad1/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X53Y12         FDPE                                         f  controller/gamepad1/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X53Y12         FDPE                                         f  controller/gamepad1/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X53Y12         FDPE                                         f  controller/gamepad1/Q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X53Y12         FDPE                                         f  controller/gamepad1/Q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X52Y12         FDPE                                         f  controller/gamepad1/Q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X52Y12         FDPE                                         f  controller/gamepad1/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X52Y12         FDPE                                         f  controller/gamepad1/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.767%)  route 0.597ns (76.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.184     0.152    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X52Y12         FDPE                                         f  controller/gamepad1/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.196     0.164    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.567    -0.630    cpu_inst/cpu_6502/CLK
    SLICE_X49Y8          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDPE (Prop_fdpe_C_Q)         0.141    -0.489 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.412    -0.077    cpu_inst/cpu_6502/write_n
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.196     0.164    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X51Y12         FDPE                                         f  controller/gamepad2/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_clk_5_vga_clk_wiz
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.124ns (4.715%)  route 2.506ns (95.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.506     2.506    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.124     2.630 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.630    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.507     1.510    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        1.536     1.539    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.861     0.863    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.045ns (4.141%)  route 1.042ns (95.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.042     1.042    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.087 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.087    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2456, routed)        0.863     0.864    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y51          FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  master_clk_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.373ns  (logic 2.209ns (26.382%)  route 6.164ns (73.618%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.856 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.856    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.169 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.854     7.024    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.306     7.330 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           1.044     8.373    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    -1.558    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.327ns  (logic 2.227ns (30.396%)  route 5.100ns (69.604%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.856 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.856    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.190 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.833     7.024    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.303     7.327 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000     7.327    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    -1.558    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.176ns  (logic 2.111ns (29.417%)  route 5.065ns (70.583%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.856 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.856    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.078 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.799     6.877    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.299     7.176 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000     7.176    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    -1.558    cpu_inst/cpu_6502/CLK
    SLICE_X42Y3          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.970ns (27.979%)  route 5.071ns (72.021%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.930 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.805     6.735    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_4
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.306     7.041 r  cpu_inst/cpu_6502/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000     7.041    cpu_inst/cpu_6502/BAL[3]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    -1.557    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 2.131ns (31.195%)  route 4.700ns (68.805%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.856 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.856    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.095 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.434     6.529    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.302     6.831 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000     6.831    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    -1.558    cpu_inst/cpu_6502/CLK
    SLICE_X42Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 2.225ns (32.752%)  route 4.568ns (67.248%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.856 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.856    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.970    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.192 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.302     6.494    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000     6.793    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    -1.557    cpu_inst/cpu_6502/CLK
    SLICE_X45Y4          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.763ns  (logic 1.907ns (28.198%)  route 4.856ns (71.802%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.871 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.590     6.461    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_5
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.302     6.763 r  cpu_inst/cpu_6502/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.763    cpu_inst/cpu_6502/BAL[2]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    -1.557    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 1.604ns (24.080%)  route 5.057ns (75.920%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.571 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.791     6.362    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_7
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.299     6.661 r  cpu_inst/cpu_6502/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000     6.661    cpu_inst/cpu_6502/BAL[0]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    -1.557    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.349ns  (logic 1.785ns (28.113%)  route 4.564ns (71.887%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.937     4.145    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.269 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.932     5.200    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.324 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     5.324    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.748 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.298     6.046    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_6
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.303     6.349 r  cpu_inst/cpu_6502/BAL[1]_i_1/O
                         net (fo=1, routed)           0.000     6.349    cpu_inst/cpu_6502/BAL[1]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.451    -1.557    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[1]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.080ns (18.398%)  route 4.790ns (81.602%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.670     1.232    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.356 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.728     2.084    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.208 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          2.108     4.315    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.439 r  cpu_inst/cpu_6502/BusB_r[7]_i_3/O
                         net (fo=2, routed)           0.672     5.111    cpu_inst/cpu_6502/BusB_r[7]_i_3_n_0
    SLICE_X38Y5          LUT2 (Prop_lut2_I1_O)        0.146     5.257 r  cpu_inst/cpu_6502/BusB_r[6]_i_1/O
                         net (fo=1, routed)           0.613     5.870    cpu_inst/cpu_6502/BusB_r[6]_i_1_n_0
    SLICE_X36Y5          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.448    -1.560    cpu_inst/cpu_6502/CLK
    SLICE_X36Y5          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAH_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.298ns (29.133%)  route 0.725ns (70.867%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.167     0.978    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.023 r  cpu_inst/cpu_6502/BAH[0]_i_1/O
                         net (fo=1, routed)           0.000     1.023    cpu_inst/cpu_6502/BAH[0]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X43Y8          FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.298ns (26.076%)  route 0.845ns (73.924%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.287     1.098    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X44Y7          LUT5 (Prop_lut5_I3_O)        0.045     1.143 r  cpu_inst/cpu_6502/PC[8]_i_1/O
                         net (fo=1, routed)           0.000     1.143    cpu_inst/cpu_6502/PC[8]_i_1_n_0
    SLICE_X44Y7          FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X44Y7          FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.298ns (24.082%)  route 0.939ns (75.918%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.382     1.192    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.237 r  cpu_inst/cpu_6502/BusB_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.237    cpu_inst/cpu_6502/BusB_r[5]_i_1_n_0
    SLICE_X38Y6          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X38Y6          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[5]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/DL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.298ns (22.805%)  route 1.009ns (77.195%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.451     1.262    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I2_O)        0.045     1.307 r  cpu_inst/cpu_6502/DL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    cpu_inst/cpu_6502/p_1_in__0[0]
    SLICE_X38Y4          FDCE                                         r  cpu_inst/cpu_6502/DL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X38Y4          FDCE                                         r  cpu_inst/cpu_6502/DL_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.253ns (17.442%)  route 1.197ns (82.558%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.640     1.450    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X39Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X39Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.298ns (18.353%)  route 1.326ns (81.647%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.768     1.579    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  cpu_inst/cpu_6502/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.624    cpu_inst/cpu_6502/BAL[0]_i_1_n_0
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X42Y2          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusA_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.343ns (20.511%)  route 1.329ns (79.489%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.720     1.531    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.576 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.051     1.627    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X41Y1          LUT5 (Prop_lut5_I2_O)        0.045     1.672 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.672    cpu_inst/cpu_6502/BusA[0]
    SLICE_X41Y1          FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.836    -0.869    cpu_inst/cpu_6502/CLK
    SLICE_X41Y1          FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.297ns (17.732%)  route 1.378ns (82.268%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.695     1.506    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.044     1.550 r  cpu_inst/cpu_6502/BusB_r[1]_i_1/O
                         net (fo=1, routed)           0.125     1.675    cpu_inst/cpu_6502/BusB_r[1]_i_1_n_0
    SLICE_X36Y1          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.835    -0.870    cpu_inst/cpu_6502/CLK
    SLICE_X36Y1          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[1]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.296ns (17.348%)  route 1.410ns (82.652%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.853     1.663    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.043     1.706 r  cpu_inst/cpu_6502/BusB_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.706    cpu_inst/cpu_6502/BusB_r[2]_i_1_n_0
    SLICE_X45Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X45Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[2]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.298ns (17.445%)  route 1.410ns (82.555%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 f  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.226     0.389    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.434 f  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.332     0.766    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     0.811 f  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.853     1.663    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X45Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.708 r  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.708    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X45Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.837    -0.868    cpu_inst/cpu_6502/CLK
    SLICE_X45Y2          FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ppu_clk_clk_wiz_0

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.661ns  (logic 4.502ns (35.561%)  route 8.159ns (64.439%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.887 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     8.800    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     9.106 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     9.106    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.533 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259    10.792    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306    11.098 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000    11.098    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.499 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.499    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.721 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.642    12.362    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.661 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000    12.661    ppu_inst/v[13]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444    -1.564    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.656ns  (logic 4.618ns (36.492%)  route 8.038ns (63.508%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.887 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     8.800    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     9.106 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     9.106    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.533 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259    10.792    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306    11.098 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000    11.098    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.499 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.499    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.833 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.521    12.353    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.303    12.656 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000    12.656    ppu_inst/v[14]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.444    -1.564    ppu_inst/ppu_clk
    SLICE_X42Y15         FDRE                                         r  ppu_inst/v_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.338ns  (logic 4.062ns (32.927%)  route 8.275ns (67.073%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.239    10.070    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.194 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.194    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.744 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.744    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.078 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.957    12.035    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.303    12.338 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000    12.338    ppu_inst/v[10]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.291ns  (logic 3.453ns (28.097%)  route 8.838ns (71.903%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.699 r  cpu_inst/cpu_6502/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.934     8.632    cpu_inst/cpu_6502/v_reg[4]_i_2_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.302     8.934 r  cpu_inst/cpu_6502/v[6]_i_4/O
                         net (fo=9, routed)           0.934     9.868    ppu_inst/v_reg[6]_0
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.124     9.992 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           0.800    10.792    ppu_inst/v[11]_i_4_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    10.916 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    10.916    ppu_inst/v[12]_i_5_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.164 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.825    11.989    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.302    12.291 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000    12.291    ppu_inst/v[11]_i_1_n_0
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X40Y14         FDRE                                         r  ppu_inst/v_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.942ns  (logic 4.134ns (34.621%)  route 7.808ns (65.379%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    ppu_inst/CO[0]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.887 r  ppu_inst/v_reg[10]_i_5/O[3]
                         net (fo=2, routed)           0.913     8.800    cpu_inst/cpu_6502/v[12]_i_5[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.306     9.106 r  cpu_inst/cpu_6502/v[14]_i_18/O
                         net (fo=1, routed)           0.000     9.106    ppu_inst/v_reg[14]_0[0]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.533 r  ppu_inst/v_reg[14]_i_6/O[1]
                         net (fo=2, routed)           1.259    10.792    ppu_inst/next_v00_in[12]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.306    11.098 r  ppu_inst/v[12]_i_4/O
                         net (fo=1, routed)           0.000    11.098    ppu_inst/v[12]_i_4_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.346 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.291    11.636    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.306    11.942 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000    11.942    ppu_inst/v[12]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X41Y14         FDRE                                         r  ppu_inst/v_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.804ns  (logic 3.821ns (32.375%)  route 7.982ns (67.625%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.239    10.070    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.194 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.194    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.834 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664    11.498    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.306    11.804 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000    11.804    ppu_inst/v[8]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.571ns  (logic 3.946ns (34.106%)  route 7.625ns (65.894%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.239    10.070    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.194 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.194    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.744 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.744    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.966 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.307    11.272    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.299    11.571 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000    11.571    ppu_inst/v[9]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X42Y13         FDRE                                         r  ppu_inst/v_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.392ns  (logic 3.757ns (32.983%)  route 7.635ns (67.017%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.239    10.070    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.194 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.194    ppu_inst/v[8]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.774 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.317    11.090    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.302    11.392 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000    11.392    ppu_inst/v[7]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.446    -1.562    ppu_inst/ppu_clk
    SLICE_X42Y12         FDRE                                         r  ppu_inst/v_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.365ns  (logic 3.602ns (31.699%)  route 7.762ns (68.301%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240    10.071    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.195 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000    10.195    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.619 r  ppu_inst/v_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.443    11.062    ppu_inst/v_reg[8]_i_2_n_6
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.303    11.365 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000    11.365    ppu_inst/v[6]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.140ns  (logic 3.421ns (30.712%)  route 7.719ns (69.288%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          3.976     5.292    clk_inst/reset_rtl_0_IBUF
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.124     5.416 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.369     6.786    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  cpu_inst/cpu_6502/v[3]_i_6/O
                         net (fo=1, routed)           0.000     6.910    cpu_inst/cpu_6502/v[3]_i_6_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.527    ppu_inst/v[8]_i_3_1[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.303     8.830 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.240    10.071    ppu_inst/v[6]_i_5_n_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I0_O)        0.124    10.195 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000    10.195    ppu_inst/v[8]_i_7_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.442 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.400    10.841    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.299    11.140 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000    11.140    ppu_inst/v[5]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.445    -1.563    ppu_inst/ppu_clk
    SLICE_X41Y13         FDRE                                         r  ppu_inst/v_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.045ns (3.331%)  route 1.306ns (96.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.306     1.306    ppu_inst/locked
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.351 r  ppu_inst/next_pt_hi_reg_inferred_i_2/O
                         net (fo=1, routed)           0.000     1.351    ppu_inst/next_pt_hi_reg[6]
    SLICE_X32Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X32Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.045ns (3.254%)  route 1.338ns (96.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.338     1.338    ppu_inst/locked
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.383 r  ppu_inst/next_pt_hi_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     1.383    ppu_inst/next_pt_hi_reg[5]
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.045ns (3.187%)  route 1.367ns (96.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.367     1.367    ppu_inst/locked
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.412 r  ppu_inst/next_pt_hi_reg_inferred_i_4/O
                         net (fo=1, routed)           0.000     1.412    ppu_inst/next_pt_hi_reg[4]
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.045ns (3.037%)  route 1.437ns (96.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.437     1.437    ppu_inst/locked
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.482 r  ppu_inst/next_pt_hi_reg_inferred_i_6/O
                         net (fo=1, routed)           0.000     1.482    ppu_inst/next_pt_hi_reg[2]
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.045ns (3.037%)  route 1.437ns (96.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.437     1.437    ppu_inst/locked
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.482 r  ppu_inst/next_pt_hi_reg_inferred_i_1/O
                         net (fo=1, routed)           0.000     1.482    ppu_inst/next_pt_hi_reg[7]
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.439ns (29.148%)  route 1.066ns (70.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.066     1.460    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X48Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.505 r  cpu_inst/cpu_6502/t[5]_i_1/O
                         net (fo=1, routed)           0.000     1.505    ppu_inst/t_reg[14]_1[4]
    SLICE_X48Y14         FDRE                                         r  ppu_inst/t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.833    -0.872    ppu_inst/ppu_clk
    SLICE_X48Y14         FDRE                                         r  ppu_inst/t_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.045ns (2.923%)  route 1.494ns (97.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.494     1.494    ppu_inst/locked
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.539 r  ppu_inst/next_pt_lo_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     1.539    ppu_inst/next_pt_lo_reg[5]
    SLICE_X32Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X32Y14         FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.045ns (2.902%)  route 1.506ns (97.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.506     1.506    ppu_inst/locked
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  ppu_inst/next_pt_lo_reg_inferred_i_2/O
                         net (fo=1, routed)           0.000     1.551    ppu_inst/next_pt_lo_reg[6]
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X35Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.045ns (2.899%)  route 1.507ns (97.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.507     1.507    ppu_inst/locked
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.552 r  ppu_inst/next_pt_lo_reg_inferred_i_6/O
                         net (fo=1, routed)           0.000     1.552    ppu_inst/next_pt_lo_reg[2]
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X33Y13         FDRE                                         r  ppu_inst/pt_lo_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/name_table_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.045ns (2.871%)  route 1.522ns (97.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.522     1.522    ppu_inst/locked
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.567 r  ppu_inst/next_name_table_reg_inferred_i_7/O
                         net (fo=1, routed)           0.000     1.567    ppu_inst/next_name_table_reg[1]
    SLICE_X37Y12         FDRE                                         r  ppu_inst/name_table_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.830    -0.875    ppu_inst/ppu_clk
    SLICE_X37Y12         FDRE                                         r  ppu_inst/name_table_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_clk_vga_clk_wiz

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.836ns  (logic 1.440ns (12.170%)  route 10.396ns (87.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    11.836    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.836ns  (logic 1.440ns (12.170%)  route 10.396ns (87.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    11.836    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.836ns  (logic 1.440ns (12.170%)  route 10.396ns (87.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    11.836    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.836ns  (logic 1.440ns (12.170%)  route 10.396ns (87.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    11.836    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.743ns  (logic 1.440ns (12.267%)  route 10.302ns (87.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.742    11.743    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y25          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y25          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.582ns  (logic 1.440ns (12.438%)  route 10.141ns (87.562%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.581    11.582    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.577ns  (logic 1.440ns (12.443%)  route 10.137ns (87.557%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.576    11.577    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.577ns  (logic 1.440ns (12.443%)  route 10.137ns (87.557%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.576    11.577    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.557ns  (logic 1.440ns (12.464%)  route 10.117ns (87.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.557    11.557    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y20          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.506    -1.505    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y20          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.549ns  (logic 1.440ns (12.472%)  route 10.109ns (87.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          6.560     7.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.001 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.549    11.549    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    -1.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.045ns (2.510%)  route 1.748ns (97.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.345     1.793    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y14          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.859    -0.848    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y14          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.045ns (2.408%)  route 1.823ns (97.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.421     1.868    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y15          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.858    -0.849    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y15          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.045ns (2.339%)  route 1.879ns (97.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.477     1.924    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y16          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.857    -0.850    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y16          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.045ns (2.265%)  route 1.942ns (97.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.539     1.987    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y16          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.859    -0.848    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y16          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.045ns (2.203%)  route 1.997ns (97.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.595     2.042    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y17          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.858    -0.849    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y17          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.045ns (2.123%)  route 2.075ns (97.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.672     2.120    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y19          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.045ns (2.123%)  route 2.075ns (97.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.672     2.120    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y19          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.045ns (2.123%)  route 2.075ns (97.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.672     2.120    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y19          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.045ns (2.123%)  route 2.075ns (97.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.672     2.120    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y19          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.856    -0.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.149ns  (logic 0.045ns (2.094%)  route 2.104ns (97.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.403     1.403    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.448 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.701     2.149    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y18          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.857    -0.850    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[6]/C





