Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f6944039d55b4ed7becd3a7de84e4829 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_cnt_tb_behav xil_defaultlib.fifo_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/VIVADO_PROJICT/FIFO/rtl/fifo_cnt.sv" Line 1. Module fifo_cnt(MODE="FWFT") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_cnt(MODE="FWFT")
Compiling module xil_defaultlib.fifo_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_cnt_tb_behav
