

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 23 01:06:12 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.293|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|    762|   1727|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    371|
|Register         |        -|      -|    820|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   1582|   2098|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      4|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |fir_dadd_64ns_64nbkb_U1  |fir_dadd_64ns_64nbkb  |        0|      3|  445|  1149|
    |fir_dmul_64ns_64ncud_U2  |fir_dmul_64ns_64ncud  |        0|     11|  317|   578|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     14|  762|  1727|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  225|         52|    1|         52|
    |grp_fu_63_p0            |   15|          3|   64|        192|
    |grp_fu_63_p1            |   27|          5|   64|        320|
    |grp_fu_70_p0            |   41|          8|   64|        512|
    |grp_fu_70_p1            |   27|          5|   64|        320|
    |probe_in_ap_vld_in_sig  |    9|          2|    1|          2|
    |probe_in_ap_vld_preg    |    9|          2|    1|          2|
    |probe_in_blk_n          |    9|          2|    1|          2|
    |probe_in_in_sig         |    9|          2|   64|        128|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  371|         81|  324|       1530|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  51|   0|   51|          0|
    |data_in_0             |  64|   0|   64|          0|
    |data_in_1             |  64|   0|   64|          0|
    |data_in_2             |  64|   0|   64|          0|
    |data_in_3             |  64|   0|   64|          0|
    |data_in_4             |  64|   0|   64|          0|
    |data_in_5             |  64|   0|   64|          0|
    |data_in_6             |  64|   0|   64|          0|
    |data_in_7             |  64|   0|   64|          0|
    |data_in_8             |  64|   0|   64|          0|
    |probe_in_ap_vld_preg  |   1|   0|    1|          0|
    |probe_in_preg         |  64|   0|   64|          0|
    |reg_78                |  64|   0|   64|          0|
    |reg_83                |  64|   0|   64|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 820|   0|  820|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|probe_in         |  in |   64|   ap_vld   |   probe_in   |    scalar    |
|probe_in_ap_vld  |  in |    1|   ap_vld   |   probe_in   |    scalar    |
|out_r            | out |   64|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld     | out |    1|   ap_vld   |     out_r    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

