<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Sat Oct 28 19:55:02 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.41</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">82596, 12884004, 82597, 12884005, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_perform_conv_fu_168">dut_perform_conv, 39971, 6440675, 39971, 6440675, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">343, 343, 7, -, -, 49, no</column>
<column name="- Loop 2">1152, 1152, 2, -, -, 576, no</column>
<column name="- Loop 3">1152, 1152, 2, -, -, 576, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 38</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 1259, 1938</column>
<column name="Memory">136, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 256</column>
<column name="Register">-, -, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">48, 3, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_perform_conv_fu_168">dut_perform_conv, 0, 8, 919, 1384</column>
<column name="dut_uitofp_32ns_32_6_U11">dut_uitofp_32ns_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="b_conv1_U">dut_b_conv1, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="b_conv2_U">dut_b_conv2, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="mem_conv1_U">dut_mem_conv1, 2, 0, 0, 800, 32, 1, 25600</column>
<column name="mem_conv2_U">dut_mem_conv1, 2, 0, 0, 800, 32, 1, 25600</column>
<column name="output_V_assign_U">dut_output_V_assign, 2, 0, 0, 576, 32, 1, 18432</column>
<column name="w_conv1_U">dut_w_conv1, 64, 0, 0, 18432, 32, 1, 589824</column>
<column name="w_conv2_U">dut_w_conv2, 64, 0, 0, 18432, 32, 1, 589824</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_264_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_3_fu_213_p2">+, 0, 0, 6, 6, 1</column>
<column name="i_4_fu_242_p2">+, 0, 0, 10, 10, 1</column>
<column name="exitcond1_i_fu_207_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="exitcond_fu_258_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="exitcond_i_fu_236_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_sig_102">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 17, 1, 17</column>
<column name="bvh_d_index_reg_134">6, 2, 6, 12</column>
<column name="grp_dut_perform_conv_fu_168_M">8, 3, 8, 24</column>
<column name="grp_dut_perform_conv_fu_168_N">8, 3, 8, 24</column>
<column name="grp_dut_perform_conv_fu_168_O">4, 3, 4, 12</column>
<column name="grp_dut_perform_conv_fu_168_bias_q0">32, 3, 32, 96</column>
<column name="grp_dut_perform_conv_fu_168_input_r_q0">32, 3, 32, 96</column>
<column name="grp_dut_perform_conv_fu_168_output_r_q0">32, 3, 32, 96</column>
<column name="grp_dut_perform_conv_fu_168_weight_q0">32, 3, 32, 96</column>
<column name="i1_i_reg_146">10, 2, 10, 20</column>
<column name="i_reg_157">10, 2, 10, 20</column>
<column name="mem_conv1_address0">10, 5, 10, 50</column>
<column name="mem_conv1_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_d0">32, 3, 32, 96</column>
<column name="mem_conv1_we0">1, 3, 1, 3</column>
<column name="mem_conv2_address0">10, 3, 10, 30</column>
<column name="mem_conv2_ce0">1, 3, 1, 3</column>
<column name="output_V_assign_address0">10, 3, 10, 30</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_grp_dut_perform_conv_fu_168_ap_start">1, 0, 1, 0</column>
<column name="bvh_d_index_reg_134">6, 0, 6, 0</column>
<column name="i1_i_reg_146">10, 0, 10, 0</column>
<column name="i_2_reg_324">10, 0, 10, 0</column>
<column name="i_3_reg_288">6, 0, 6, 0</column>
<column name="i_4_reg_306">10, 0, 10, 0</column>
<column name="i_reg_157">10, 0, 10, 0</column>
<column name="p_Result_s_reg_280">49, 0, 49, 0</column>
<column name="tmp_28_i_reg_298">32, 0, 32, 0</column>
<column name="tmp_30_i_reg_311">10, 0, 64, 54</column>
<column name="tmp_V_2_reg_275">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.08</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp.V', cnn.cpp:34">load, 2.71, 2.71, -, -, -, -, -, -, &apos;output.V&apos;, -, -, -, -</column>
<column name="cnn.cpp:34">write, 4.38, 7.08, -, -, -, fifo, write, &apos;strm_out_V_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
