// Seed: 2325114761
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = 1;
  type_8(
      id_1, 1'h0
  );
  logic id_3;
  logic id_4;
  assign id_3 = id_1 ? id_2 : (1) ? 1 : id_2;
  assign id_3 = 1'b0;
  logic id_5 = 1'b0 == 1;
  logic id_6;
  assign id_4 = id_3;
  logic id_7;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  logic id_5, id_6;
  type_12(
      id_7, id_7, id_0, id_5
  );
  logic id_8;
endmodule
