v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -340 -170 -330 -170 {
lab=Vbp}
N -330 -220 -330 -170 {
lab=Vbp}
N 1210 -320 1250 -320 {
lab=Vbp2}
N -80 -30 -60 -30 {
lab=#net1}
N -80 -10 -60 -10 {
lab=D1}
N 190 -30 210 -30 {
lab=#net2}
N 190 -10 210 -10 {
lab=D5}
N 460 -30 480 -30 {
lab=#net3}
N 460 -10 480 -10 {
lab=#net4}
N 730 -30 750 -30 {
lab=#net5}
N 730 -10 750 -10 {
lab=#net6}
N -80 190 -60 190 {
lab=#net7}
N -80 210 -60 210 {
lab=D2}
N 190 190 210 190 {
lab=#net8}
N 190 210 210 210 {
lab=#net9}
N 460 190 480 190 {
lab=#net10}
N 460 210 480 210 {
lab=#net11}
N 730 190 750 190 {
lab=#net12}
N 730 210 750 210 {
lab=#net13}
N -80 410 -60 410 {
lab=#net14}
N -80 430 -60 430 {
lab=D3}
N 190 410 210 410 {
lab=#net15}
N 190 430 210 430 {
lab=#net16}
N 460 410 480 410 {
lab=#net17}
N 460 430 480 430 {
lab=#net18}
N 730 410 750 410 {
lab=#net19}
N 730 430 750 430 {
lab=#net20}
N -80 620 -60 620 {
lab=#net21}
N -80 640 -60 640 {
lab=D4}
N 190 620 210 620 {
lab=#net22}
N 190 640 210 640 {
lab=#net23}
N 460 620 480 620 {
lab=#net24}
N 460 640 480 640 {
lab=#net25}
N 730 620 750 620 {
lab=#net26}
N 730 640 750 640 {
lab=#net27}
N -230 -20 600 -20 {
lab=Y0}
N -230 200 600 200 {
lab=Y1}
N -230 420 600 420 {
lab=Y2}
N -230 630 600 630 {
lab=Y3}
N -170 -120 -170 580 {
lab=X0}
N 100 -120 100 580 {
lab=X1}
N 370 -120 370 580 {
lab=X2}
N 640 -120 640 580 {
lab=X3}
N -150 -120 -150 580 {
lab=X1}
N 120 -120 120 580 {
lab=X2}
N 390 -120 390 580 {
lab=X3}
N 660 -120 660 580 {
lab=GND}
N -10 -180 960 -180 {
lab=#net28}
N -10 -180 -10 570 {
lab=#net28}
N 10 -160 10 570 {
lab=#net29}
N 260 -180 260 570 {
lab=#net28}
N 530 -180 530 570 {
lab=#net28}
N 800 -180 800 570 {
lab=#net28}
N 280 -160 280 570 {
lab=#net29}
N 550 -160 550 570 {
lab=#net29}
N 820 -160 820 570 {
lab=#net29}
N 10 -160 960 -160 {
lab=#net29}
N -280 10 750 10 {
lab=Vcn}
N -280 230 750 230 {
lab=Vcn}
N -280 450 750 450 {
lab=Vcn}
N -300 -40 -300 680 {
lab=Vbn}
N -280 660 750 660 {
lab=Vcn}
N -300 680 750 680 {
lab=Vbn}
N -300 470 750 470 {
lab=Vbn}
N -300 250 750 250 {
lab=Vbn}
N -300 30 750 30 {
lab=Vbn}
N -280 -40 -280 660 {
lab=Vcn}
N -340 -110 -300 -110 {
lab=Vbn}
N -300 -110 -300 -40 {
lab=Vbn}
N -340 -130 -280 -130 {
lab=Vcn}
N -280 -130 -280 -40 {
lab=Vcn}
N 1210 -220 1250 -220 {
lab=Vcp2}
N 1180 -290 1180 -250 {
lab=#net28}
N 960 -280 960 -180 {
lab=#net28}
N 960 -280 1180 -280 {
lab=#net28}
N 980 -260 980 -160 {
lab=#net29}
N 980 -260 1280 -260 {
lab=#net29}
N 1180 -90 1180 -50 {
lab=#net30}
N 1280 -90 1280 -50 {
lab=#net31}
N 1180 -190 1180 -150 {
lab=#net32}
N 1280 -190 1280 -150 {
lab=#net33}
N 1210 -120 1250 -120 {
lab=Vcn2}
N 1210 -20 1250 -20 {
lab=#net32}
N 1180 -170 1220 -170 {
lab=#net32}
N 1220 -170 1220 -20 {
lab=#net32}
N 1280 -170 1400 -170 {
lab=#net33}
N 1410 -170 1470 -170 {
lab=Vin}
N 1280 -280 1280 -250 {
lab=#net29}
N 960 -160 980 -160 {
lab=#net29}
N 1020 -440 1030 -440 {
lab=Vbp2}
N 1030 -490 1030 -440 {
lab=Vbp2}
N 1870 -170 1960 -170 {
lab=Vnode}
N 1960 -170 1990 -170 {
lab=Vnode}
N 1990 -170 2020 -170 {
lab=Vnode}
N 2080 -170 2110 -170 {
lab=#net34}
N 2170 -170 2220 -170 {
lab=Vout}
N 2220 -170 2270 -170 {
lab=Vout}
N 1710 -170 1810 -170 {
lab=#net35}
N 2110 -240 2110 -170 {
lab=#net34}
N 2170 -240 2170 -170 {
lab=Vout}
N 1810 -240 1810 -170 {
lab=#net35}
N 1870 -240 1870 -170 {
lab=Vnode}
N 1810 -170 1810 -110 {
lab=#net35}
N 1870 -170 1870 -110 {
lab=Vnode}
N 2110 -170 2110 -110 {
lab=#net34}
N 2170 -170 2170 -110 {
lab=Vout}
N 2140 -80 2140 -30 {
lab=#net36}
N 1810 290 1840 290 {
lab=#net37}
N 1810 310 1840 310 {
lab=#net38}
N 1810 330 1840 330 {
lab=#net39}
N 1810 350 1840 350 {
lab=#net40}
N 1660 230 1840 230 {
lab=Vin}
N 1660 -170 1660 230 {
lab=Vin}
N 2270 -170 2270 210 {
lab=Vout}
N 1820 290 1820 380 {
lab=#net37}
N 2020 -170 2070 -170 {
lab=Vnode}
N 1970 210 2030 210 {
lab=#net41}
N 2040 210 2270 210 {
lab=Vout}
N 1960 -110 1960 -90 {
lab=#net42}
N 1960 -80 1960 -60 {
lab=GND}
N 2220 -110 2220 -90 {
lab=#net43}
N 2220 -80 2220 -60 {
lab=GND}
N 1750 -110 1750 -90 {
lab=#net44}
N 1750 -80 1750 -60 {
lab=GND}
N 1840 -80 1840 20 {
lab=#net45}
N 1470 -170 1700 -170 {
lab=Vin}
C {madvlsi/gnd.sym} 970 320 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} 970 260 1 0 {name=p1 sig_type=std_logic lab=b1}
C {madvlsi/vsource.sym} 970 290 0 0 {name=V1
value="pulse(1.8 0 0 \{Pbit/20\} \{Pbit/20\} \{2*Pbit-Pbit/20\} \{4*Pbit\}"}
C {madvlsi/gnd.sym} 970 460 0 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} 970 400 1 0 {name=p2 sig_type=std_logic lab=b2}
C {madvlsi/vsource.sym} 970 430 0 0 {name=V2
value="pulse(1.8 0 0 \{Pbit/20\} \{Pbit/20\} \{4*Pbit-Pbit/20\} \{8*Pbit\}"}
C {madvlsi/gnd.sym} 970 600 0 0 {name=l5 lab=GND}
C {devices/lab_pin.sym} 970 540 1 0 {name=p3 sig_type=std_logic lab=b3}
C {madvlsi/vsource.sym} 970 570 0 0 {name=V3
value="pulse(1.8 0 0 \{Pbit/20\} \{Pbit/20\} \{8*Pbit-Pbit/20\} \{16*Pbit\}"}
C {madvlsi/gnd.sym} 0 60 0 0 {name=l7 lab=GND}
C {madvlsi/gnd.sym} 270 60 0 0 {name=l8 lab=GND}
C {madvlsi/gnd.sym} 540 60 0 0 {name=l9 lab=GND}
C {madvlsi/gnd.sym} 810 60 0 0 {name=l10 lab=GND}
C {madvlsi/gnd.sym} -380 -90 0 0 {name=l11 lab=GND}
C {madvlsi/vdd.sym} -380 -190 0 0 {name=l12 lab=VDD}
C {madvlsi/isource.sym} -330 -250 2 0 {name=I1
value=500n}
C {madvlsi/gnd.sym} -330 -280 2 0 {name=l13 lab=GND}
C {madvlsi/ammeter1.sym} 1400 -170 3 0 {name=VIin}
C {madvlsi/vdd.sym} 1180 -350 0 0 {name=l14 lab=VDD}
C {madvlsi/vsource.sym} 70 -360 0 0 {name=Vdd
value=1.8}
C {madvlsi/vdd.sym} 70 -390 0 0 {name=l22 lab=VDD}
C {madvlsi/gnd.sym} 70 -330 0 0 {name=l23 lab=GND}
C {madvlsi/tt_models.sym} 190 -410 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {madvlsi/pmos3.sym} 1180 -320 0 1 {name=M1
L=0.5
W=12
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1280 -320 0 0 {name=M2
L=0.5
W=12
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1180 -220 0 1 {name=M3
L=0.5
W=12
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 1280 -350 0 0 {name=l2 lab=VDD}
C {madvlsi/pmos3.sym} 1280 -220 0 0 {name=M4
L=0.5
W=12
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} -340 -150 2 0 {name=p21 sig_type=std_logic lab=Vcp}
C {devices/lab_pin.sym} 1240 -220 3 0 {name=p22 sig_type=std_logic lab=Vcp2}
C {madvlsi/vdd.sym} -130 -70 0 0 {name=l16 lab=VDD}
C {madvlsi/gnd.sym} -130 60 0 0 {name=l1 lab=GND}
C {madvlsi/vdd.sym} 140 -70 0 0 {name=l18 lab=VDD}
C {madvlsi/gnd.sym} 140 60 0 0 {name=l20 lab=GND}
C {madvlsi/vdd.sym} 410 -70 0 0 {name=l24 lab=VDD}
C {madvlsi/gnd.sym} 410 60 0 0 {name=l25 lab=GND}
C {madvlsi/vdd.sym} 680 -70 0 0 {name=l26 lab=VDD}
C {madvlsi/gnd.sym} 680 60 0 0 {name=l27 lab=GND}
C {madvlsi/gnd.sym} 0 280 0 0 {name=l28 lab=GND}
C {madvlsi/gnd.sym} 270 280 0 0 {name=l29 lab=GND}
C {madvlsi/gnd.sym} 540 280 0 0 {name=l30 lab=GND}
C {madvlsi/gnd.sym} 810 280 0 0 {name=l31 lab=GND}
C {madvlsi/vdd.sym} -130 150 0 0 {name=l32 lab=VDD}
C {madvlsi/gnd.sym} -130 280 0 0 {name=l33 lab=GND}
C {madvlsi/vdd.sym} 140 150 0 0 {name=l34 lab=VDD}
C {madvlsi/gnd.sym} 140 280 0 0 {name=l35 lab=GND}
C {madvlsi/vdd.sym} 410 150 0 0 {name=l36 lab=VDD}
C {madvlsi/gnd.sym} 410 280 0 0 {name=l37 lab=GND}
C {madvlsi/vdd.sym} 680 150 0 0 {name=l38 lab=VDD}
C {madvlsi/gnd.sym} 680 280 0 0 {name=l39 lab=GND}
C {madvlsi/gnd.sym} 0 500 0 0 {name=l40 lab=GND}
C {madvlsi/gnd.sym} 270 500 0 0 {name=l41 lab=GND}
C {madvlsi/gnd.sym} 540 500 0 0 {name=l42 lab=GND}
C {madvlsi/gnd.sym} 810 500 0 0 {name=l43 lab=GND}
C {madvlsi/vdd.sym} -130 370 0 0 {name=l44 lab=VDD}
C {madvlsi/gnd.sym} -130 500 0 0 {name=l45 lab=GND}
C {madvlsi/vdd.sym} 140 370 0 0 {name=l46 lab=VDD}
C {madvlsi/gnd.sym} 140 500 0 0 {name=l47 lab=GND}
C {madvlsi/vdd.sym} 410 370 0 0 {name=l48 lab=VDD}
C {madvlsi/gnd.sym} 410 500 0 0 {name=l49 lab=GND}
C {madvlsi/vdd.sym} 680 370 0 0 {name=l50 lab=VDD}
C {madvlsi/gnd.sym} 680 500 0 0 {name=l51 lab=GND}
C {madvlsi/gnd.sym} 0 710 0 0 {name=l52 lab=GND}
C {madvlsi/gnd.sym} 270 710 0 0 {name=l53 lab=GND}
C {madvlsi/gnd.sym} 540 710 0 0 {name=l54 lab=GND}
C {madvlsi/gnd.sym} 810 710 0 0 {name=l55 lab=GND}
C {madvlsi/vdd.sym} -130 580 0 0 {name=l56 lab=VDD}
C {madvlsi/gnd.sym} -130 710 0 0 {name=l57 lab=GND}
C {madvlsi/vdd.sym} 140 580 0 0 {name=l58 lab=VDD}
C {madvlsi/gnd.sym} 140 710 0 0 {name=l59 lab=GND}
C {madvlsi/vdd.sym} 410 580 0 0 {name=l60 lab=VDD}
C {madvlsi/gnd.sym} 410 710 0 0 {name=l61 lab=GND}
C {madvlsi/vdd.sym} 680 580 0 0 {name=l62 lab=VDD}
C {madvlsi/gnd.sym} 680 710 0 0 {name=l63 lab=GND}
C {devices/lab_pin.sym} 100 -120 1 0 {name=p5 sig_type=std_logic lab=X1}
C {devices/lab_pin.sym} 370 -120 1 0 {name=p6 sig_type=std_logic lab=X2}
C {devices/lab_pin.sym} 640 -120 1 0 {name=p7 sig_type=std_logic lab=X3}
C {devices/lab_pin.sym} 120 -120 1 0 {name=p9 sig_type=std_logic lab=X2}
C {devices/lab_pin.sym} 390 -120 1 0 {name=p10 sig_type=std_logic lab=X3}
C {devices/lab_pin.sym} -230 630 0 0 {name=p17 sig_type=std_logic lab=Y3}
C {devices/lab_pin.sym} -230 -20 0 0 {name=p18 sig_type=std_logic lab=Y0
}
C {devices/lab_pin.sym} -230 200 0 0 {name=p19 sig_type=std_logic lab=Y1}
C {devices/lab_pin.sym} -230 420 0 0 {name=p20 sig_type=std_logic lab=Y2}
C {madvlsi/gnd.sym} 970 170 0 0 {name=l68 lab=GND}
C {devices/lab_pin.sym} 970 110 1 0 {name=p23 sig_type=std_logic lab=b0}
C {madvlsi/vsource.sym} 970 140 0 0 {name=V0
value="pulse(1.8 0 0 \{Pbit/20\} \{Pbit/20\} \{Pbit-Pbit/20\} \{2*Pbit\}"}
C {madvlsi/gnd.sym} 660 -120 2 0 {name=l64 lab=GND}
C {devices/lab_pin.sym} -150 -120 1 0 {name=p8 sig_type=std_logic lab=X1}
C {devices/lab_pin.sym} -170 -120 1 0 {name=p11 sig_type=std_logic lab=X0}
C {devices/lab_pin.sym} -70 -10 1 0 {name=p12 sig_type=std_logic lab=D1}
C {devices/lab_pin.sym} -70 210 1 0 {name=p13 sig_type=std_logic lab=D2}
C {devices/lab_pin.sym} -70 430 1 0 {name=p24 sig_type=std_logic lab=D3}
C {devices/lab_pin.sym} -70 640 1 0 {name=p25 sig_type=std_logic lab=D4}
C {devices/lab_pin.sym} 200 -10 1 0 {name=p26 sig_type=std_logic lab=D5}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} -130 -20 0 0 {name=x5}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 140 -20 0 0 {name=x7}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 410 -20 0 0 {name=x8}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 680 -20 0 0 {name=x9}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} -130 200 0 0 {name=x14}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 140 200 0 0 {name=x15}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 410 200 0 0 {name=x16}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 680 200 0 0 {name=x17}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} -130 420 0 0 {name=x22}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 140 420 0 0 {name=x23}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 410 420 0 0 {name=x24}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 680 420 0 0 {name=x25}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} -130 630 0 0 {name=x30}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 140 630 0 0 {name=x31}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 410 630 0 0 {name=x32}
C {/home/madvlsi/dev/git/magic-dds/xschem/unit_cell_decoder.sym} 680 630 0 0 {name=x33}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 0 -10 0 0 {name=x1}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 270 -10 0 0 {name=x2}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 540 -10 0 0 {name=x3}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 810 -10 0 0 {name=x4}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 0 210 0 0 {name=x10}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 270 210 0 0 {name=x11}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 540 210 0 0 {name=x12}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 810 210 0 0 {name=x13}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 0 430 0 0 {name=x18}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 270 430 0 0 {name=x19}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 540 430 0 0 {name=x20}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 810 430 0 0 {name=x21}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 0 640 0 0 {name=x26}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 270 640 0 0 {name=x27}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 540 640 0 0 {name=x28}
C {/home/madvlsi/dev/git/magic-dds/xschem/current_steering_cell.sym} 810 640 0 0 {name=x29}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/bias_schematic.sym} -380 -140 0 0 {name=x6}
C {madvlsi/nmos3.sym} 1180 -120 0 1 {name=M5
L=0.5
W=12
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1280 -120 0 0 {name=M6
L=0.5
W=12
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1180 -20 0 1 {name=M7
L=0.5
W=12
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1280 -20 0 0 {name=M8
L=0.5
W=12
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1180 10 0 0 {name=l15 lab=GND}
C {madvlsi/gnd.sym} 1280 10 0 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} -280 -130 2 0 {name=p27 sig_type=std_logic lab=Vcn}
C {devices/lab_pin.sym} 1240 -120 3 0 {name=p28 sig_type=std_logic lab=Vcn2}
C {devices/lab_pin.sym} -300 -60 0 0 {name=p29 sig_type=std_logic lab=Vbn}
C {devices/lab_pin.sym} -330 -190 2 0 {name=p30 sig_type=std_logic lab=Vbp}
C {devices/lab_pin.sym} 1240 -320 3 0 {name=p31 sig_type=std_logic lab=Vbp2}
C {madvlsi/ammeter1.sym} 1280 -290 0 0 {name=VIdump}
C {madvlsi/isource.sym} 1030 -520 2 0 {name=I2
value=100u}
C {madvlsi/gnd.sym} 1030 -550 2 0 {name=l19 lab=GND}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/bias_schematic.sym} 980 -410 0 0 {name=x34}
C {devices/lab_pin.sym} 1030 -440 2 0 {name=p32 sig_type=std_logic lab=Vbp2}
C {devices/lab_pin.sym} 1020 -420 2 0 {name=p33 sig_type=std_logic lab=Vcp2}
C {devices/lab_pin.sym} 1020 -400 2 0 {name=p34 sig_type=std_logic lab=Vcn2}
C {madvlsi/gnd.sym} 980 -360 0 0 {name=l69 lab=GND}
C {madvlsi/vdd.sym} 980 -460 0 0 {name=l70 lab=VDD}
C {/home/madvlsi/dev/git/magic-dds/xschem/binary_decoder_4bit.sym} -210 -250 0 0 {name=x35}
C {devices/lab_pin.sym} -170 -230 3 0 {name=p35 sig_type=std_logic lab=X0}
C {devices/lab_pin.sym} -150 -230 3 0 {name=p36 sig_type=std_logic lab=X1}
C {devices/lab_pin.sym} -130 -230 3 0 {name=p37 sig_type=std_logic lab=X2}
C {devices/lab_pin.sym} -110 -230 3 0 {name=p38 sig_type=std_logic lab=X3}
C {devices/lab_pin.sym} -60 -330 2 0 {name=p39 sig_type=std_logic lab=Y0
}
C {devices/lab_pin.sym} -60 -310 2 0 {name=p40 sig_type=std_logic lab=Y1}
C {devices/lab_pin.sym} -60 -290 2 0 {name=p41 sig_type=std_logic lab=Y2}
C {devices/lab_pin.sym} -60 -270 2 0 {name=p42 sig_type=std_logic lab=Y3}
C {madvlsi/vdd.sym} -160 -370 0 0 {name=l71 lab=VDD}
C {madvlsi/gnd.sym} -120 -370 2 0 {name=l72 lab=GND}
C {devices/code_shown.sym} 350 -400 0 0 {name=s1 only_toplevel=false value=".param Pbit=100n
.param P=2.5n
.save all
.control
.nodeset v(Vout)=0.9
save all
tran 0.01n 800n
run
plot v(b0) v(b1) v(b2) v(b3)
plot i(VIin)
plot v(Vout)
.endc"}
C {devices/lab_pin.sym} -220 -330 0 0 {name=p4 sig_type=std_logic lab=b0}
C {devices/lab_pin.sym} -220 -310 0 0 {name=p14 sig_type=std_logic lab=b1}
C {devices/lab_pin.sym} -220 -290 0 0 {name=p15 sig_type=std_logic lab=b2}
C {devices/lab_pin.sym} -220 -270 0 0 {name=p16 sig_type=std_logic lab=b3}
C {madvlsi/capacitor.sym} 1960 -140 0 0 {name=C1
value=1p
m=1}
C {madvlsi/nmos3.sym} 1840 -240 1 0 {name=M9
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2140 -240 1 0 {name=M10
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1840 -270 1 0 {name=p43 sig_type=std_logic lab=phi1}
C {devices/lab_pin.sym} 2140 -270 1 0 {name=p44 sig_type=std_logic lab=phi2}
C {madvlsi/gnd.sym} 1960 -60 0 0 {name=l6 lab=GND}
C {devices/lab_pin.sym} 1990 -170 1 0 {name=p45 sig_type=std_logic lab=Vnode}
C {madvlsi/capacitor.sym} 2220 -140 0 0 {name=C2
value=10p
m=1}
C {devices/lab_pin.sym} 2270 -170 2 0 {name=p46 sig_type=std_logic lab=Vout}
C {madvlsi/pmos3.sym} 1840 -110 3 0 {name=M11
L=0.15
W=1
body=VDD
nf=1
mult=2
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 2140 -110 3 0 {name=M12
L=0.15
W=1
body=VDD
nf=1
mult=2
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/inverter.sym} 1770 20 0 0 {name=x36}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/inverter.sym} 2070 -30 0 0 {name=x37}
C {madvlsi/gnd.sym} 1800 50 0 0 {name=l65 lab=GND}
C {madvlsi/gnd.sym} 2100 0 0 0 {name=l66 lab=GND}
C {madvlsi/vdd.sym} 1800 -10 0 0 {name=l67 lab=VDD}
C {madvlsi/vdd.sym} 2100 -60 0 0 {name=l73 lab=VDD}
C {devices/lab_pin.sym} 1770 20 0 0 {name=p47 sig_type=std_logic lab=phi1}
C {devices/lab_pin.sym} 2070 -30 0 0 {name=p48 sig_type=std_logic lab=phi1}
C {madvlsi/capacitor.sym} 1750 -140 0 0 {name=C3
value=0.1p
m=1}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/opamp_schematic.sym} 1940 210 0 0 {name=x38}
C {/home/madvlsi/dev/git/magic-dds/xschem/other_project_files/bias_schematic.sym} 1770 320 0 0 {name=x39}
C {madvlsi/vdd.sym} 1880 140 0 0 {name=l74 lab=VDD}
C {madvlsi/vdd.sym} 1770 270 0 0 {name=l75 lab=VDD}
C {madvlsi/gnd.sym} 1770 370 0 0 {name=l76 lab=GND}
C {madvlsi/gnd.sym} 1880 380 0 0 {name=l77 lab=GND}
C {devices/lab_pin.sym} 1840 190 0 0 {name=p49 sig_type=std_logic lab=Vref}
C {madvlsi/isource.sym} 1820 410 0 0 {name=I3
value=40u}
C {madvlsi/gnd.sym} 1820 440 0 0 {name=l78 lab=GND}
C {devices/lab_pin.sym} 1620 -170 1 0 {name=p50 sig_type=std_logic lab=Vin}
C {madvlsi/ammeter1.sym} 2080 -170 1 0 {name=VIr}
C {madvlsi/ammeter1.sym} 2030 210 3 0 {name=VIout}
C {madvlsi/ammeter1.sym} 1960 -90 0 0 {name=VICnode}
C {madvlsi/gnd.sym} 2220 -60 0 0 {name=l79 lab=GND}
C {madvlsi/ammeter1.sym} 2220 -90 0 0 {name=VICout}
C {madvlsi/gnd.sym} 1750 -60 0 0 {name=l80 lab=GND}
C {madvlsi/ammeter1.sym} 1750 -90 0 0 {name=VICin}
C {madvlsi/ammeter1.sym} 1710 -170 1 0 {name=VIfeed}
C {madvlsi/vsource.sym} 1540 -430 0 0 {name=Vphi1
value="pulse(0 1.8 \{P/2\} \{P/20\} \{P/20\} \{P*8/20\} \{P\})"}
C {madvlsi/vsource.sym} 1860 -430 0 0 {name=Vphi2
value="pulse(0 1.8 0 \{P/20\} \{P/20\} \{P*8/20\} \{P\})"}
C {madvlsi/gnd.sym} 1540 -400 0 0 {name=l21 lab=GND}
C {madvlsi/gnd.sym} 1860 -400 0 0 {name=l81 lab=GND}
C {devices/lab_pin.sym} 1540 -460 1 0 {name=p51 sig_type=std_logic lab=phi1}
C {devices/lab_pin.sym} 1860 -460 1 0 {name=p52 sig_type=std_logic lab=phi2}
C {madvlsi/vsource.sym} 1460 -430 0 0 {name=Vref
value=0.9}
C {madvlsi/gnd.sym} 1460 -400 0 0 {name=l82 lab=GND}
C {devices/lab_pin.sym} 1460 -460 1 0 {name=p53 sig_type=std_logic lab=Vref}
