[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys",
	"version": "0.33-6",
	"section": "electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.38)",
		"libffi8 (>= 3.4)",
		"libgcc-s1 (>= 3.3.1)",
		"libreadline8t64 (>= 6.0)",
		"libstdc++6 (>= 13.1)",
		"libtcl8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.2.0)",
		"python3:any",
		"python3-click",
		"yosys-abc (>= 0.32-1)"
	],
	"recommends": [
		"xdot"
	],
	"installedSize": 12681,
	"maintainer": "Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys_0.33-6_amd64.deb",
	"size": 3091972,
	"md5": "9db6939108d6834f9288bf4ab3bbd3c1",
	"sha256": "75503b8efb9b34b90c2cd3ce4a2e22bafe307cf950d2ea0383465c25e4c7b91d",
	"descriptionMd5": "b4a38d1bfabb13bedbd16816bf4105ab"
}]