   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"core_cm3.c"
  23              	.Ltext0:
 902              		.align	1
 903              		.global	__get_PSP
 904              		.thumb
 905              		.thumb_func
 907              	__get_PSP:
 908              	.LFB0:
   1:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**************************************************************************//**
   2:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @file     core_cm3.c
   3:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @version  V1.30
   5:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @date     30. October 2009
   6:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
   7:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @note
   8:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  10:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @par
  11:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  15:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @par
  16:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  22:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  ******************************************************************************/
  23:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  24:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #include <stdint.h>
  25:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  26:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /* define compiler specific symbols */
  27:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #if defined ( __CC_ARM   )
  28:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  31:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  34:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  35:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  39:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  43:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #endif
  44:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  45:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  46:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  48:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /* ARM armcc specific functions */
  50:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  51:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
  52:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  54:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
  55:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  56:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
  57:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
  58:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
  60:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, psp
  61:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
  62:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
  63:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  64:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
  65:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  67:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  69:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
  72:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
  74:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr psp, r0
  75:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
  76:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
  77:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  78:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
  79:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  81:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
  82:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  83:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Cortex processor register
  85:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
  86:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
  88:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, msp
  89:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
  90:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
  91:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
  92:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
  93:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  95:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
  97:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 100:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 102:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr msp, r0
 103:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 104:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 105:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 106:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 107:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 109:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param   value  value to reverse
 110:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return         reversed value
 111:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 112:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 114:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 116:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   rev16 r0, r0
 117:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 118:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 119:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 120:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 121:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 123:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param   value  value to reverse
 124:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return         reversed value
 125:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 126:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 128:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 130:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   revsh r0, r0
 131:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 132:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 133:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 134:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 135:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 137:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 138:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 140:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 142:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __CLREX(void)
 143:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 144:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   clrex
 145:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 146:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 147:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 148:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Base Priority value
 149:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 150:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return BasePriority
 151:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 152:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the base priority register
 153:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 154:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 156:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, basepri
 157:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 158:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 159:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 160:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 161:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Base Priority value
 162:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 163:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  basePri  BasePriority
 164:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 165:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the base priority register
 166:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 167:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 169:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr basepri, r0
 170:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 171:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 172:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 173:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 174:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 176:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return PriMask
 177:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 178:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 180:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 182:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, primask
 183:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 184:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 185:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 186:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 187:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 189:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  priMask  PriMask
 190:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 191:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 193:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 195:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr primask, r0
 196:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 197:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 198:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 199:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 200:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 202:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return FaultMask
 203:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 204:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the fault mask register
 205:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 206:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 208:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, faultmask
 209:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 210:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 211:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 212:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 213:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 215:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  faultMask  faultMask value
 216:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 217:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the fault mask register
 218:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 219:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 221:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr faultmask, r0
 222:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 223:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 224:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 225:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 226:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Control Register value
 227:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * 
 228:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return Control value
 229:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 230:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the control register
 231:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 232:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 234:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   mrs r0, control
 235:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 236:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 237:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 238:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 239:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Control Register value
 240:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 241:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  control  Control value
 242:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 243:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the control register
 244:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 245:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 247:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   msr control, r0
 248:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   bx lr
 249:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 250:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 251:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 253:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 254:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 255:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /* IAR iccarm specific functions */
 257:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #pragma diag_suppress=Pe940
 258:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 259:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 260:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 262:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
 263:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 264:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
 265:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 266:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_PSP(void)
 267:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 268:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("mrs r0, psp");
 269:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 270:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 271:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 272:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 273:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 275:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 277:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 280:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 282:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("msr psp, r0");
 283:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 284:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 285:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 286:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 287:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 289:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
 290:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 291:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Cortex processor register
 293:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 294:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_MSP(void)
 295:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 296:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("mrs r0, msp");
 297:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 298:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 299:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 300:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 301:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 303:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 305:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 308:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 310:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("msr msp, r0");
 311:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 312:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 313:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 314:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 315:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 317:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 318:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 319:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 320:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 322:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 324:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 326:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 327:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 328:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 329:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse bit order of value
 330:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 331:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 332:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 333:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 334:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse bit order of value
 335:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 336:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 338:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("rbit r0, r0");
 339:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 340:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 341:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 342:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 343:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 345:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 346:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 347:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 348:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 350:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 352:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr"); 
 354:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 355:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 356:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 357:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 359:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 360:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 361:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 362:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 364:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 366:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 368:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 369:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 370:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 371:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 373:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 374:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 375:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 376:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 378:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 380:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 382:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 383:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 384:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 385:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 387:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 388:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 389:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 390:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 391:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 393:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 395:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 397:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 398:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 399:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 400:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 402:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 403:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 404:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 405:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 406:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 408:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 410:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 412:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 413:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 414:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 415:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 417:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 418:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 419:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 420:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 421:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 423:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 425:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM("bx lr");
 427:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 428:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 429:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #pragma diag_default=Pe940
 430:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 431:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 432:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 433:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /* GNU gcc specific functions */
 434:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 435:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 436:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 438:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
 439:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 440:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
 441:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 442:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_PSP(void)
 444:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 909              		.loc 1 444 0
 910              		.cfi_startproc
 911              		@ Naked Function: prologue and epilogue provided by programmer.
 912              		@ args = 0, pretend = 0, frame = 0
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914              	.LVL0:
 445:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 446:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 447:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
 915              		.loc 1 447 0
 916              	@ 447 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 917 0000 EFF30980 		MRS r0, psp
 918 0004 0046     		MOV r0, r0 
 919 0006 7047     		BX  lr     
 920              		
 921              	@ 0 "" 2
 922              	.LVL1:
 448:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "MOV r0, %0 \n\t"
 449:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 450:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 451:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 923              		.loc 1 451 0
 924              		.thumb
 925              		.cfi_endproc
 926              	.LFE0:
 928              		.section	.text.__set_PSP,"ax",%progbits
 929              		.align	1
 930              		.global	__set_PSP
 931              		.thumb
 932              		.thumb_func
 934              	__set_PSP:
 935              	.LFB1:
 452:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 453:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 454:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 456:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 458:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 461:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 936              		.loc 1 463 0
 937              		.cfi_startproc
 938              		@ Naked Function: prologue and epilogue provided by programmer.
 939              		@ args = 0, pretend = 0, frame = 0
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              	.LVL2:
 464:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
 942              		.loc 1 464 0
 943              	@ 464 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 944 0000 80F30988 		MSR psp, r0
 945 0004 7047     		BX  lr     
 946              		
 947              	@ 0 "" 2
 465:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
 466:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 948              		.loc 1 466 0
 949              		.thumb
 950              		.cfi_endproc
 951              	.LFE1:
 953              		.section	.text.__get_MSP,"ax",%progbits
 954              		.align	1
 955              		.global	__get_MSP
 956              		.thumb
 957              		.thumb_func
 959              	__get_MSP:
 960              	.LFB2:
 467:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 468:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 469:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 471:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
 472:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 473:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Cortex processor register
 475:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 476:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_MSP(void)
 478:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 961              		.loc 1 478 0
 962              		.cfi_startproc
 963              		@ Naked Function: prologue and epilogue provided by programmer.
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              	.LVL3:
 479:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 480:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 481:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
 967              		.loc 1 481 0
 968              	@ 481 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 969 0000 EFF30880 		MRS r0, msp
 970 0004 0046     		MOV r0, r0 
 971 0006 7047     		BX  lr     
 972              		
 973              	@ 0 "" 2
 974              	.LVL4:
 482:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "MOV r0, %0 \n\t"
 483:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 484:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 485:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 975              		.loc 1 485 0
 976              		.thumb
 977              		.cfi_endproc
 978              	.LFE2:
 980              		.section	.text.__set_MSP,"ax",%progbits
 981              		.align	1
 982              		.global	__set_MSP
 983              		.thumb
 984              		.thumb_func
 986              	__set_MSP:
 987              	.LFB3:
 486:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 487:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 488:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 490:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 492:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 495:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 988              		.loc 1 497 0
 989              		.cfi_startproc
 990              		@ Naked Function: prologue and epilogue provided by programmer.
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              	.LVL5:
 498:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 994              		.loc 1 498 0
 995              	@ 498 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 996 0000 80F30888 		MSR msp, r0
 997 0004 7047     		BX  lr     
 998              		
 999              	@ 0 "" 2
 499:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 500:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1000              		.loc 1 500 0
 1001              		.thumb
 1002              		.cfi_endproc
 1003              	.LFE3:
 1005              		.section	.text.__get_BASEPRI,"ax",%progbits
 1006              		.align	1
 1007              		.global	__get_BASEPRI
 1008              		.thumb
 1009              		.thumb_func
 1011              	__get_BASEPRI:
 1012              	.LFB4:
 501:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 502:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 503:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Base Priority value
 504:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 505:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return BasePriority
 506:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 507:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the base priority register
 508:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 509:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1013              		.loc 1 510 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 1018              	.LVL6:
 511:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 512:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 513:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 1019              		.loc 1 513 0
 1020              	@ 513 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1021 0000 EFF31280 		MRS r0, basepri_max
 1022              	@ 0 "" 2
 1023              	.LVL7:
 514:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 515:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1024              		.loc 1 515 0
 1025              		.thumb
 1026 0004 7047     		bx	lr
 1027              		.cfi_endproc
 1028              	.LFE4:
 1030              		.section	.text.__set_BASEPRI,"ax",%progbits
 1031              		.align	1
 1032              		.global	__set_BASEPRI
 1033              		.thumb
 1034              		.thumb_func
 1036              	__set_BASEPRI:
 1037              	.LFB5:
 516:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 517:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 518:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Base Priority value
 519:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 520:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  basePri  BasePriority
 521:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 522:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the base priority register
 523:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 524:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1038              		.loc 1 525 0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 1043              	.LVL8:
 526:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 1044              		.loc 1 526 0
 1045              	@ 526 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1046 0000 80F31188 		MSR basepri, r0
 1047              	@ 0 "" 2
 527:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1048              		.loc 1 527 0
 1049              		.thumb
 1050 0004 7047     		bx	lr
 1051              		.cfi_endproc
 1052              	.LFE5:
 1054              		.section	.text.__get_PRIMASK,"ax",%progbits
 1055              		.align	1
 1056              		.global	__get_PRIMASK
 1057              		.thumb
 1058              		.thumb_func
 1060              	__get_PRIMASK:
 1061              	.LFB6:
 528:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 529:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 530:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 532:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return PriMask
 533:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 534:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 536:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1062              		.loc 1 537 0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 1066              		@ link register save eliminated.
 1067              	.LVL9:
 538:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 539:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 540:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 1068              		.loc 1 540 0
 1069              	@ 540 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1070 0000 EFF31080 		MRS r0, primask
 1071              	@ 0 "" 2
 1072              	.LVL10:
 541:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 542:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1073              		.loc 1 542 0
 1074              		.thumb
 1075 0004 7047     		bx	lr
 1076              		.cfi_endproc
 1077              	.LFE6:
 1079              		.section	.text.__set_PRIMASK,"ax",%progbits
 1080              		.align	1
 1081              		.global	__set_PRIMASK
 1082              		.thumb
 1083              		.thumb_func
 1085              	__set_PRIMASK:
 1086              	.LFB7:
 543:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 544:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 545:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 547:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  priMask  PriMask
 548:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 549:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 551:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1087              		.loc 1 552 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 1092              	.LVL11:
 553:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 1093              		.loc 1 553 0
 1094              	@ 553 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1095 0000 80F31088 		MSR primask, r0
 1096              	@ 0 "" 2
 554:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1097              		.loc 1 554 0
 1098              		.thumb
 1099 0004 7047     		bx	lr
 1100              		.cfi_endproc
 1101              	.LFE7:
 1103              		.section	.text.__get_FAULTMASK,"ax",%progbits
 1104              		.align	1
 1105              		.global	__get_FAULTMASK
 1106              		.thumb
 1107              		.thumb_func
 1109              	__get_FAULTMASK:
 1110              	.LFB8:
 555:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 556:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 557:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 559:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return FaultMask
 560:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 561:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the fault mask register
 562:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 563:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1111              		.loc 1 564 0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 1116              	.LVL12:
 565:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 566:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 567:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 1117              		.loc 1 567 0
 1118              	@ 567 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1119 0000 EFF31380 		MRS r0, faultmask
 1120              	@ 0 "" 2
 1121              	.LVL13:
 568:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 569:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1122              		.loc 1 569 0
 1123              		.thumb
 1124 0004 7047     		bx	lr
 1125              		.cfi_endproc
 1126              	.LFE8:
 1128              		.section	.text.__set_FAULTMASK,"ax",%progbits
 1129              		.align	1
 1130              		.global	__set_FAULTMASK
 1131              		.thumb
 1132              		.thumb_func
 1134              	__set_FAULTMASK:
 1135              	.LFB9:
 570:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 571:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 572:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 574:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  faultMask  faultMask value
 575:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 576:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the fault mask register
 577:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 578:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1136              		.loc 1 579 0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 1141              	.LVL14:
 580:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 1142              		.loc 1 580 0
 1143              	@ 580 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1144 0000 80F31388 		MSR faultmask, r0
 1145              	@ 0 "" 2
 581:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1146              		.loc 1 581 0
 1147              		.thumb
 1148 0004 7047     		bx	lr
 1149              		.cfi_endproc
 1150              	.LFE9:
 1152              		.section	.text.__get_CONTROL,"ax",%progbits
 1153              		.align	1
 1154              		.global	__get_CONTROL
 1155              		.thumb
 1156              		.thumb_func
 1158              	__get_CONTROL:
 1159              	.LFB10:
 582:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 583:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 584:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Return the Control Register value
 585:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** * 
 586:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** *  @return Control value
 587:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 588:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Return the content of the control register
 589:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 590:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1160              		.loc 1 591 0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 1165              	.LVL15:
 592:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 593:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 594:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 1166              		.loc 1 594 0
 1167              	@ 594 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1168 0000 EFF31480 		MRS r0, control
 1169              	@ 0 "" 2
 1170              	.LVL16:
 595:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 596:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1171              		.loc 1 596 0
 1172              		.thumb
 1173 0004 7047     		bx	lr
 1174              		.cfi_endproc
 1175              	.LFE10:
 1177              		.section	.text.__set_CONTROL,"ax",%progbits
 1178              		.align	1
 1179              		.global	__set_CONTROL
 1180              		.thumb
 1181              		.thumb_func
 1183              	__set_CONTROL:
 1184              	.LFB11:
 597:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 598:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 599:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Set the Control Register value
 600:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 601:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  control  Control value
 602:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 603:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Set the control register
 604:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 605:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1185              		.loc 1 606 0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 0
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 1189              		@ link register save eliminated.
 1190              	.LVL17:
 607:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 1191              		.loc 1 607 0
 1192              	@ 607 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1193 0000 80F31488 		MSR control, r0
 1194              	@ 0 "" 2
 608:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1195              		.loc 1 608 0
 1196              		.thumb
 1197 0004 7047     		bx	lr
 1198              		.cfi_endproc
 1199              	.LFE11:
 1201              		.section	.text.__REV,"ax",%progbits
 1202              		.align	1
 1203              		.global	__REV
 1204              		.thumb
 1205              		.thumb_func
 1207              	__REV:
 1208              	.LFB12:
 609:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 610:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 611:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 612:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 614:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 615:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 616:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 617:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in integer value
 618:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 619:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1209              		.loc 1 620 0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
 1214              	.LVL18:
 621:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 622:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 623:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 1215              		.loc 1 623 0
 1216              	@ 623 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1217 0000 00BA     		rev r0, r0
 1218              	@ 0 "" 2
 1219              	.LVL19:
 624:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 625:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1220              		.loc 1 625 0
 1221              		.thumb
 1222 0002 7047     		bx	lr
 1223              		.cfi_endproc
 1224              	.LFE12:
 1226              		.section	.text.__REV16,"ax",%progbits
 1227              		.align	1
 1228              		.global	__REV16
 1229              		.thumb
 1230              		.thumb_func
 1232              	__REV16:
 1233              	.LFB13:
 626:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 627:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 628:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 630:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 631:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 632:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 633:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 635:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1234              		.loc 1 636 0
 1235              		.cfi_startproc
 1236              		@ args = 0, pretend = 0, frame = 0
 1237              		@ frame_needed = 0, uses_anonymous_args = 0
 1238              		@ link register save eliminated.
 1239              	.LVL20:
 637:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 638:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 639:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 1240              		.loc 1 639 0
 1241              	@ 639 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1242 0000 40BA     		rev16 r0, r0
 1243              	@ 0 "" 2
 1244              	.LVL21:
 640:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 641:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1245              		.loc 1 641 0
 1246              		.thumb
 1247 0002 7047     		bx	lr
 1248              		.cfi_endproc
 1249              	.LFE13:
 1251              		.section	.text.__REVSH,"ax",%progbits
 1252              		.align	1
 1253              		.global	__REVSH
 1254              		.thumb
 1255              		.thumb_func
 1257              	__REVSH:
 1258              	.LFB14:
 642:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 643:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 644:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 646:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 647:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 648:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 649:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 651:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1259              		.loc 1 652 0
 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263              		@ link register save eliminated.
 1264              	.LVL22:
 653:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 654:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 655:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 1265              		.loc 1 655 0
 1266              	@ 655 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1267 0000 C0BA     		revsh r0, r0
 1268              	@ 0 "" 2
 1269              	.LVL23:
 656:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   return(result);
 657:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1270              		.loc 1 657 0
 1271              		.thumb
 1272 0002 7047     		bx	lr
 1273              		.cfi_endproc
 1274              	.LFE14:
 1276              		.section	.text.__RBIT,"ax",%progbits
 1277              		.align	1
 1278              		.global	__RBIT
 1279              		.thumb
 1280              		.thumb_func
 1282              	__RBIT:
 1283              	.LFB15:
 658:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 659:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 660:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  Reverse bit order of value
 661:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 662:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 663:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        reversed value
 664:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 665:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Reverse bit order of value
 666:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 667:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1284              		.loc 1 668 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 1289              	.LVL24:
 669:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   uint32_t result=0;
 670:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 671:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 1290              		.loc 1 671 0
 1291              	@ 671 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1292 0000 90FAA0F0 		rbit r0, r0
 1293              	@ 0 "" 2
 1294              	.LVL25:
 672:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 673:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1295              		.loc 1 673 0
 1296              		.thumb
 1297 0004 7047     		bx	lr
 1298              		.cfi_endproc
 1299              	.LFE15:
 1301              		.section	.text.__LDREXB,"ax",%progbits
 1302              		.align	1
 1303              		.global	__LDREXB
 1304              		.thumb
 1305              		.thumb_func
 1307              	__LDREXB:
 1308              	.LFB16:
 674:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 675:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 676:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 678:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 679:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 680:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 681:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 683:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1309              		.loc 1 684 0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              		@ link register save eliminated.
 1314              	.LVL26:
 685:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****     uint8_t result=0;
 686:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 687:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 1315              		.loc 1 687 0
 1316              	@ 687 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1317 0000 D0E84F0F 		ldrexb r0, [r0]
 1318              	@ 0 "" 2
 1319              	.LVL27:
 1320              		.thumb
 1321 0004 C0B2     		uxtb	r0, r0
 1322              	.LVL28:
 688:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 689:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1323              		.loc 1 689 0
 1324 0006 7047     		bx	lr
 1325              		.cfi_endproc
 1326              	.LFE16:
 1328              		.section	.text.__LDREXH,"ax",%progbits
 1329              		.align	1
 1330              		.global	__LDREXH
 1331              		.thumb
 1332              		.thumb_func
 1334              	__LDREXH:
 1335              	.LFB17:
 690:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 691:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 692:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 694:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 695:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 696:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 697:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 699:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1336              		.loc 1 700 0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 0
 1339              		@ frame_needed = 0, uses_anonymous_args = 0
 1340              		@ link register save eliminated.
 1341              	.LVL29:
 701:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****     uint16_t result=0;
 702:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 703:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 1342              		.loc 1 703 0
 1343              	@ 703 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1344 0000 D0E85F0F 		ldrexh r0, [r0]
 1345              	@ 0 "" 2
 1346              	.LVL30:
 1347              		.thumb
 1348 0004 80B2     		uxth	r0, r0
 1349              	.LVL31:
 704:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 705:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1350              		.loc 1 705 0
 1351 0006 7047     		bx	lr
 1352              		.cfi_endproc
 1353              	.LFE17:
 1355              		.section	.text.__LDREXW,"ax",%progbits
 1356              		.align	1
 1357              		.global	__LDREXW
 1358              		.thumb
 1359              		.thumb_func
 1361              	__LDREXW:
 1362              	.LFB18:
 706:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 707:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 708:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 710:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 711:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        value of (*address)
 712:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 713:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 715:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1363              		.loc 1 716 0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		@ link register save eliminated.
 1368              	.LVL32:
 717:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****     uint32_t result=0;
 718:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 719:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 1369              		.loc 1 719 0
 1370              	@ 719 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1371 0000 50E8000F 		ldrex r0, [r0]
 1372              	@ 0 "" 2
 1373              	.LVL33:
 720:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 721:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1374              		.loc 1 721 0
 1375              		.thumb
 1376 0004 7047     		bx	lr
 1377              		.cfi_endproc
 1378              	.LFE18:
 1380              		.section	.text.__STREXB,"ax",%progbits
 1381              		.align	1
 1382              		.global	__STREXB
 1383              		.thumb
 1384              		.thumb_func
 1386              	__STREXB:
 1387              	.LFB19:
 722:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 723:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 724:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 726:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 727:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 728:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 729:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 730:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 732:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1388              		.loc 1 733 0
 1389              		.cfi_startproc
 1390              		@ args = 0, pretend = 0, frame = 0
 1391              		@ frame_needed = 0, uses_anonymous_args = 0
 1392              		@ link register save eliminated.
 1393              	.LVL34:
 734:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    uint32_t result=0;
 735:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 736:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1394              		.loc 1 736 0
 1395              	@ 736 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1396 0000 C1E8400F 		strexb r0, r0, [r1]
 1397              	@ 0 "" 2
 1398              	.LVL35:
 737:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 738:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1399              		.loc 1 738 0
 1400              		.thumb
 1401 0004 7047     		bx	lr
 1402              		.cfi_endproc
 1403              	.LFE19:
 1405              		.section	.text.__STREXH,"ax",%progbits
 1406              		.align	1
 1407              		.global	__STREXH
 1408              		.thumb
 1409              		.thumb_func
 1411              	__STREXH:
 1412              	.LFB20:
 739:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 740:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 741:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 742:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 743:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 744:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 745:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 746:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 747:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 16 bit values
 748:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 749:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1413              		.loc 1 750 0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 1418              	.LVL36:
 751:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    uint32_t result=0;
 752:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 753:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1419              		.loc 1 753 0
 1420              	@ 753 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1421 0000 C1E8500F 		strexh r0, r0, [r1]
 1422              	@ 0 "" 2
 1423              	.LVL37:
 754:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 755:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1424              		.loc 1 755 0
 1425              		.thumb
 1426 0004 7047     		bx	lr
 1427              		.cfi_endproc
 1428              	.LFE20:
 1430              		.section	.text.__STREXW,"ax",%progbits
 1431              		.align	1
 1432              		.global	__STREXW
 1433              		.thumb
 1434              		.thumb_func
 1436              	__STREXW:
 1437              	.LFB21:
 756:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** 
 757:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** /**
 758:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 759:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 760:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  value  value to store
 761:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 762:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * @return        successful / failed
 763:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  *
 764:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  * Exclusive STR command for 32 bit values
 765:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****  */
 766:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** {
 1438              		.loc 1 767 0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 1443              	.LVL38:
 768:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    uint32_t result=0;
 769:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****   
 770:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1444              		.loc 1 770 0
 1445              	@ 770 "../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c" 1
 1446 0000 41E80000 		strex r0, r0, [r1]
 1447              	@ 0 "" 2
 1448              	.LVL39:
 771:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c ****    return(result);
 772:../../../SDK_embedded/libs/stm32/CMSIS/core_cm3.c **** }
 1449              		.loc 1 772 0
 1450              		.thumb
 1451 0004 7047     		bx	lr
 1452              		.cfi_endproc
 1453              	.LFE21:
 1455              		.text
 1456              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:902    .text.__get_PSP:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:907    .text.__get_PSP:00000000 __get_PSP
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:929    .text.__set_PSP:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:934    .text.__set_PSP:00000000 __set_PSP
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:954    .text.__get_MSP:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:959    .text.__get_MSP:00000000 __get_MSP
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:981    .text.__set_MSP:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:986    .text.__set_MSP:00000000 __set_MSP
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1006   .text.__get_BASEPRI:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1011   .text.__get_BASEPRI:00000000 __get_BASEPRI
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1031   .text.__set_BASEPRI:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1036   .text.__set_BASEPRI:00000000 __set_BASEPRI
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1055   .text.__get_PRIMASK:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1060   .text.__get_PRIMASK:00000000 __get_PRIMASK
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1080   .text.__set_PRIMASK:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1085   .text.__set_PRIMASK:00000000 __set_PRIMASK
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1104   .text.__get_FAULTMASK:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1109   .text.__get_FAULTMASK:00000000 __get_FAULTMASK
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1129   .text.__set_FAULTMASK:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1134   .text.__set_FAULTMASK:00000000 __set_FAULTMASK
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1153   .text.__get_CONTROL:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1158   .text.__get_CONTROL:00000000 __get_CONTROL
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1178   .text.__set_CONTROL:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1183   .text.__set_CONTROL:00000000 __set_CONTROL
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1202   .text.__REV:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1207   .text.__REV:00000000 __REV
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1227   .text.__REV16:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1232   .text.__REV16:00000000 __REV16
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1252   .text.__REVSH:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1257   .text.__REVSH:00000000 __REVSH
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1277   .text.__RBIT:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1282   .text.__RBIT:00000000 __RBIT
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1302   .text.__LDREXB:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1307   .text.__LDREXB:00000000 __LDREXB
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1329   .text.__LDREXH:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1334   .text.__LDREXH:00000000 __LDREXH
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1356   .text.__LDREXW:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1361   .text.__LDREXW:00000000 __LDREXW
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1381   .text.__STREXB:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1386   .text.__STREXB:00000000 __STREXB
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1406   .text.__STREXH:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1411   .text.__STREXH:00000000 __STREXH
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1431   .text.__STREXW:00000000 $t
C:\DOCUME~1\Admin\LOCALS~1\Temp\ccJqkHSh.s:1436   .text.__STREXW:00000000 __STREXW
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
