@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.
@W: FX107 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2527:3:2527:8|RAM b3_SoW.b3_SoW[43:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[43] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[42] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[41] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[40] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[39] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[38] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[37] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[36] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[35] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[34] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[33] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[32] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[31] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[30] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[29] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[28] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[27] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[26] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[25] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[24] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[23] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[22] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[21] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[20] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[19] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[18] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[17] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[16] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[15] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[14] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[13] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[12] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[11] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[10] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[9] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[8] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[7] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[6] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[5] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[4] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[3] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[2] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[1] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[0] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock led_stream|clk with period 1000.00ns. Please declare a user-defined clock on port clk.
