{
  "creator": "Yosys 0.6 (git sha1 5869d26, i686-pc-mingw32-gcc 4.8.1 -Os)",
  "modules": {
    "test": {
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "d": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:85:simplemap_bitop$50": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 7 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$51": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$52": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 9 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$53": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 9 ],
            "Y": [ 6 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:4"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:4"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:4"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:4"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:5"
          }
        },
        "w": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:6"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:6"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:6"
          }
        },
        "z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "tests/Verilogfiles/test23.v:6"
          }
        }
      }
    }
  }
}
