#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: NIKELLANJILO

#Implementation: synthesis_1

$ Running Identify Instrumentor. See log file:
@N::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synlog\build_identify_compile.log"|
#Fri Mar 11 20:39:20 2016

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v"
Verilog syntax check successful!
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v changed - recompiling
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v changed - recompiling
Selecting top level module build
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_050

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v":9:7:9:19|Synthesizing module build_sb_HPMS

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v":5:7:5:25|Synthesizing module build_sb_CCC_0_FCCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z1

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":5:7:5:27|Synthesizing module build_sb_FABOSC_0_OSC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v":9:7:9:14|Synthesizing module build_sb

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|Synthesizing module led_igloo

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to out1
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire out2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire BW_36

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire dac1_sleep

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_a

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_byten

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_cen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_dq

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_resetn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_ryby

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire fl_wpn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_cs1n

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_cs2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_lbn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_ubn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire sr_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire clk_out_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire clk_out_n2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire CSN_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPS1_IDLE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPS1_PGM

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPS1_SCLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPS1_SDATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPS1_SHDN

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_CE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_CLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_DATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_LD

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_LE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire REF_MXOUT

@W: CG134 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to bit 0 of SENSE_DOUT
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire dsa_clk

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire dsa_data

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire dsa_le

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire en_modul

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPIO17

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPIO2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|No assignment to wire GPIO1

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v":9:7:9:11|Synthesizing module build

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 20:39:21 2016

###########################################################]
Running in restricted mode: identify_job

sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\identify_instrumentor_shell_new.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    NIKELLANJILO
Date:        Fri Mar 11 20:39:27 2016
Version:     J-2015.03M-3

Arguments:   -product identify_instrumentor -tsl OifKPnfo -af _CMD_.CML
ProductType: identify_instrumentor





clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.
clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.

DEBUG: Expanded argument list=
C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3/bin64/mbin/identify_instrumentor_shell_new.exe -product identify_instrumentor -tsl OifKPnfo  -idb  C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identify.db  -synplify_install  C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3  -synplify_tool  synplify_pro  -log  C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/synlog/build_identify_compile.log  -family  IGLOO2  -prj  C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/build_syn.prj  -curimpl  synthesis_1  -dbgimpl  synthesis_1  -fver  2015.09  -f  C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identifylaunch.tcl  -ppid 920

*** Integrated Instrumentor ***

Added instrumentation 'synthesis_1' to the project

"design_flow" is unrecognized option for current device

Current design is build

Loading instrumentation 'synthesis_1'

Source IDC file C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identify.idc

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'fab_clk_16MHz' for IICE named 'IICE' (previous value: '')

Instrumenting design `build' in directory C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1

Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 155
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 155


exit status=0

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v"
Verilog syntax check successful!
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.cdc changed - recompiling
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v changed - recompiling
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v changed - recompiling
Selecting top level module build
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_050

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v":9:7:9:19|Synthesizing module build_sb_HPMS

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v":5:7:5:25|Synthesizing module build_sb_CCC_0_FCCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z1

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning register count_ddr[13:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning register count_sdif3[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning register count_sdif2[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning register count_sdif1[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning register count_sdif0[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning register count_sdif3_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning register count_sdif2_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning register count_sdif1_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning register count_sdif0_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register count_ddr_enable 

@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register release_ext_reset 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register EXT_RESET_OUT_int 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register sm2_state[2:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_clk_base 

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":5:7:5:27|Synthesizing module build_sb_FABOSC_0_OSC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v":9:7:9:14|Synthesizing module build_sb

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=96'b011001100110000101100010010111110110001101101100011010110101111100111000010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_8MHz

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=104'b01100110011000010110001001011111011000110110110001101011010111110011000100110110010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_16MHz

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0111010001100101011011010111000001011111011100110110001101101011
   Generated name = syn_hyper_source_1s_temp_sck

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp3_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001001011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp2_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011000101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp1_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=56'b01110100011001010110110101110000010111110111001101101111
   Generated name = syn_hyper_source_1s_temp_so

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=32'b01100110011100100110010101110001
   Generated name = syn_hyper_source_32s_freq

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=80'b01110100011001010110110101110000010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_32s_temp_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000101
	tag=120'b011101000110010101101101011100000101111101100011011011110111010101101110011101000101111101100100011000010111010001100001
   Generated name = syn_hyper_source_5s_temp_count_data

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110001
   Generated name = syn_hyper_source_16s_temp1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110010
   Generated name = syn_hyper_source_16s_temp2

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110011
   Generated name = syn_hyper_source_16s_temp3

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=72'b011101000110100101101101011001010101111101110011011001010110111001110011
   Generated name = syn_hyper_source_32s_time_sens

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":3:7:3:15|Synthesizing module led_igloo

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":16:17:16:20|No assignment to out1
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":17:13:17:16|No assignment to wire out2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":29:13:29:17|No assignment to wire BW_36

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":34:13:34:22|No assignment to wire dac1_sleep

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":36:20:36:23|No assignment to wire fl_a

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":37:13:37:20|No assignment to wire fl_byten

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":38:13:38:18|No assignment to wire fl_cen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":39:19:39:23|No assignment to wire fl_dq

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":40:13:40:18|No assignment to wire fl_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":41:13:41:21|No assignment to wire fl_resetn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":42:13:42:19|No assignment to wire fl_ryby

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":43:13:43:18|No assignment to wire fl_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":44:13:44:18|No assignment to wire fl_wpn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":45:13:45:19|No assignment to wire sr_cs1n

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":46:13:46:18|No assignment to wire sr_cs2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":47:13:47:18|No assignment to wire sr_lbn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":48:13:48:18|No assignment to wire sr_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":49:13:49:18|No assignment to wire sr_ubn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":50:13:50:18|No assignment to wire sr_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":53:13:53:22|No assignment to wire clk_out_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":61:13:61:22|No assignment to wire clk_out_n2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":62:13:62:18|No assignment to wire CSN_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":65:13:65:21|No assignment to wire GPS1_IDLE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":67:13:67:20|No assignment to wire GPS1_PGM

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":70:13:70:21|No assignment to wire GPS1_SCLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":71:13:71:22|No assignment to wire GPS1_SDATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":72:13:72:21|No assignment to wire GPS1_SHDN

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":74:13:74:18|No assignment to wire REF_CE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":75:13:75:19|No assignment to wire REF_CLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":76:13:76:20|No assignment to wire REF_DATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":77:13:77:18|No assignment to wire REF_LD

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":78:13:78:18|No assignment to wire REF_LE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":79:13:79:21|No assignment to wire REF_MXOUT

@W: CG134 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":83:23:83:32|No assignment to bit 0 of SENSE_DOUT
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":86:13:86:19|No assignment to wire dsa_clk

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":87:13:87:20|No assignment to wire dsa_data

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":88:13:88:18|No assignment to wire dsa_le

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":90:13:90:20|No assignment to wire en_modul

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":93:13:93:18|No assignment to wire GPIO17

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":107:13:107:17|No assignment to wire GPIO2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":108:13:108:17|No assignment to wire GPIO1

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[8][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[7][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[6][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[5][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[4][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[3][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[1][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":360:4:360:9|Pruning register data_from_adc[0][11:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":291:0:291:5|Pruning register en_clk_temp 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":185:0:185:5|Pruning register fpga_data_receive_pos[14:0] 

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[0][7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[1][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[2][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[3][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[4][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[5][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[6][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[7][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":303:3:303:8|Register bit data_2adc[8][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":378:4:378:9|Register bit GPIO12 is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[14] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[19] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[23] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[24] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[25] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[26] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[27] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[28] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[29] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[30] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Register bit freq[31] is always 0, optimizing ...
@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Pruning register bits 31 to 23 of freq[31:0] 

@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Pruning register bit 19 of freq[31:0] 

@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Pruning register bit 14 of freq[31:0] 

@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Pruning register bits 6 to 0 of freq[31:0] 

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v":9:7:9:11|Synthesizing module build

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Register bit cnt[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Register bit cnt[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Register bit cnt[8] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Register bit cnt[9] is always 0, optimizing ...
@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Pruning register bits 9 to 6 of cnt[9:0] 

@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":185:0:185:5|Sharing sequential element BW_out.
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":215:0:215:5|Trying to extract state machine for register temp_state
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":316:2:316:7|Trying to extract state machine for register state
@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":366:4:366:9|Pruning register bits 12 to 10 of freq[13:7] 

@A: CL153 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":16:17:16:20|*Unassigned bits of out1 are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":17:13:17:16|*Output out2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":29:13:29:17|*Output BW_36 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":34:13:34:22|*Output dac1_sleep has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":36:20:36:23|*Output fl_a has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":37:13:37:20|*Output fl_byten has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":38:13:38:18|*Output fl_cen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":39:19:39:23|*Output fl_dq has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":40:13:40:18|*Output fl_oen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":41:13:41:21|*Output fl_resetn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":42:13:42:19|*Output fl_ryby has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":43:13:43:18|*Output fl_wen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":44:13:44:18|*Output fl_wpn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":45:13:45:19|*Output sr_cs1n has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":46:13:46:18|*Output sr_cs2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":47:13:47:18|*Output sr_lbn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":48:13:48:18|*Output sr_oen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":49:13:49:18|*Output sr_ubn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":50:13:50:18|*Output sr_wen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":53:13:53:22|*Output clk_out_n1 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":61:13:61:22|*Output clk_out_n2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":62:13:62:18|*Output CSN_n1 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":65:13:65:21|*Output GPS1_IDLE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":67:13:67:20|*Output GPS1_PGM has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":70:13:70:21|*Output GPS1_SCLK has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":71:13:71:22|*Output GPS1_SDATA has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":72:13:72:21|*Output GPS1_SHDN has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":74:13:74:18|*Output REF_CE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":75:13:75:19|*Output REF_CLK has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":76:13:76:20|*Output REF_DATA has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":77:13:77:18|*Output REF_LD has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":78:13:78:18|*Output REF_LE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":79:13:79:21|*Output REF_MXOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":83:23:83:32|*Output SENSE_DOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":86:13:86:19|*Output dsa_clk has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":87:13:87:20|*Output dsa_data has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":88:13:88:18|*Output dsa_le has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":90:13:90:20|*Output en_modul has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":93:13:93:18|*Output GPIO17 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":107:13:107:17|*Output GPIO2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":108:13:108:17|*Output GPIO1 has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":4:12:4:20|Input init_done is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":5:12:5:25|Input fab_clk_100MHz is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":8:12:8:26|Input fab_clk_1_17MHz is unused
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2.
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 20:39:29 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 20:39:29 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 20:39:29 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 11 20:39:31 2016

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc
@L: C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build_scck.rpt 
Printing clock  summary report in "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)

@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance build_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\build_syn.prj" -idb "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl TmfKEppq -idc "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.idc"
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\build_syn.prj" -idb "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl TmfKEppq -idc "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.idc"
Reading constraint file: C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5814:19:5814:49|Connected syn_hyper_connect ident_coreinst.ident_hyperc_time_sens_IICE_123, tag led_igloo_0.time_sens
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5806:19:5806:47|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_so_IICE_122, tag led_igloo_0.temp_so
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5798:19:5798:48|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_sck_IICE_121, tag led_igloo_0.temp_sck
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5790:19:5790:55|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_count_data_IICE_116, tag led_igloo_0.temp_count_data
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5782:19:5782:49|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_count_IICE_84, tag led_igloo_0.temp_count
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5774:19:5774:48|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp3_csn_IICE_83, tag led_igloo_0.temp3_csn
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5766:19:5766:44|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp3_IICE_67, tag led_igloo_0.temp3
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5758:19:5758:48|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp2_csn_IICE_66, tag led_igloo_0.temp2_csn
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5750:19:5750:44|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp2_IICE_50, tag led_igloo_0.temp2
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5742:19:5742:48|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp1_csn_IICE_49, tag led_igloo_0.temp1_csn
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5734:19:5734:44|Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp1_IICE_33, tag led_igloo_0.temp1
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5726:19:5726:42|Connected syn_hyper_connect ident_coreinst.ident_hyperc_freq_IICE_1, tag led_igloo_0.freq
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5718:19:5718:50|Connected syn_hyper_connect ident_coreinst.ident_hyperc_fab_clk_8MHz_IICE_0, tag led_igloo_0.fab_clk_8MHz
@N: BN397 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5710:19:5710:44|Connected syn_hyper_connect ident_coreinst.ident_hyperc_fab_clk_16MHz, tag led_igloo_0.fab_clk_16MHz
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1925:2:1925:7|Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N: MT480 :"C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=69  set on top level netlist build

Finished netlist restructuring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)



@S |Clock Summary
*****************

Start                                                       Requested     Requested     Clock        Clock               
Clock                                                       Frequency     Period        Type         Group               
-------------------------------------------------------------------------------------------------------------------------
System                                                      100.0 MHz     10.000        system       system_clkgroup     
build_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_2 
build_sb_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_1 
build_sb_CCC_0_FCCC|GL2_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0 
build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                      1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                          1.0 MHz       1000.000      declared     identify_jtag_group1
=========================================================================================================================

@W: MT532 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5342:6:5342:11|Found signal identified as System clock which controls 25 sequential elements including ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk4\.b9_ibScJX_E2.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":152:4:152:9|Found inferred clock build_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 796 sequential elements including led_igloo_0.dac_count[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":215:0:215:5|Found inferred clock build_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 471 sequential elements including led_igloo_0.temp3_csn. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb_hpms\build_sb_hpms.v":208:0:208:13|Found inferred clock build_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 54 sequential elements including build_sb_0.build_sb_HPMS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@W: MO111 :|Tristate driver out2_t on net out2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver BW_36_t on net BW_36 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dac1_sleep_t on net dac1_sleep has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[0] on net fl_a[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[1] on net fl_a[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[2] on net fl_a[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[3] on net fl_a[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[4] on net fl_a[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[5] on net fl_a[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[6] on net fl_a[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[7] on net fl_a[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[8] on net fl_a[8] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[9] on net fl_a[9] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[10] on net fl_a[10] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[11] on net fl_a[11] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[12] on net fl_a[12] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[13] on net fl_a[13] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[14] on net fl_a[14] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[15] on net fl_a[15] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[16] on net fl_a[16] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[17] on net fl_a[17] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[18] on net fl_a[18] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[19] on net fl_a[19] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[20] on net fl_a[20] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[21] on net fl_a[21] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[22] on net fl_a[22] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[23] on net fl_a[23] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[24] on net fl_a[24] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[25] on net fl_a[25] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_byten_t on net fl_byten has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_cen_t on net fl_cen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[0] on net fl_dq[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[1] on net fl_dq[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[2] on net fl_dq[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[3] on net fl_dq[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[4] on net fl_dq[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[5] on net fl_dq[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[6] on net fl_dq[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[7] on net fl_dq[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_oen_t on net fl_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_resetn_t on net fl_resetn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_ryby_t on net fl_ryby has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wen_t on net fl_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wpn_t on net fl_wpn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs1n_t on net sr_cs1n has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs2_t on net sr_cs2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_lbn_t on net sr_lbn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_oen_t on net sr_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_ubn_t on net sr_ubn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_wen_t on net sr_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n1_t on net clk_out_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n2_t on net clk_out_n2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver CSN_n1_t on net CSN_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_IDLE_t on net GPS1_IDLE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_PGM_t on net GPS1_PGM has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SCLK_t on net GPS1_SCLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SDATA_t on net GPS1_SDATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SHDN_t on net GPS1_SHDN has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CE_t on net REF_CE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CLK_t on net REF_CLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_DATA_t on net REF_DATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LD_t on net REF_LD has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LE_t on net REF_LE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_MXOUT_t on net REF_MXOUT has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver SENSE_DOUT_t[0] on net SENSE_DOUT[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_clk_t on net dsa_clk has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_data_t on net dsa_data has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_le_t on net dsa_le has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver en_modul_t on net en_modul has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO17_t on net GPIO17 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO2_t on net GPIO2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO1_t on net GPIO1 has its enable tied to GND (module build) 
@N: MT480 :"C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: BN225 |Writing default property annotation file C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 81MB peak: 147MB)

Process took 0h:00m:10s realtime, 0h:00m:02s cputime
# Fri Mar 11 20:39:41 2016

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module build_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module build_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module build_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module build_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":108:13:108:17|Tristate driver GPIO1 on net GPIO1 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":107:13:107:17|Tristate driver GPIO2 on net GPIO2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":93:13:93:18|Tristate driver GPIO17 on net GPIO17 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":90:13:90:20|Tristate driver en_modul on net en_modul has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":88:13:88:18|Tristate driver dsa_le on net dsa_le has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":87:13:87:20|Tristate driver dsa_data on net dsa_data has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":86:13:86:19|Tristate driver dsa_clk on net dsa_clk has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":210:12:210:20|Tristate driver SENSE_DOUT_2 on net SENSE_DOUT_2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":79:13:79:21|Tristate driver REF_MXOUT on net REF_MXOUT has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":78:13:78:18|Tristate driver REF_LE on net REF_LE has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":77:13:77:18|Tristate driver REF_LD on net REF_LD has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":76:13:76:20|Tristate driver REF_DATA on net REF_DATA has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":75:13:75:19|Tristate driver REF_CLK on net REF_CLK has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":74:13:74:18|Tristate driver REF_CE on net REF_CE has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":72:13:72:21|Tristate driver GPS1_SHDN on net GPS1_SHDN has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":71:13:71:22|Tristate driver GPS1_SDATA on net GPS1_SDATA has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":70:13:70:21|Tristate driver GPS1_SCLK on net GPS1_SCLK has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":67:13:67:20|Tristate driver GPS1_PGM on net GPS1_PGM has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":65:13:65:21|Tristate driver GPS1_IDLE on net GPS1_IDLE has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":62:13:62:18|Tristate driver CSN_n1 on net CSN_n1 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":61:13:61:22|Tristate driver clk_out_n2 on net clk_out_n2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":53:13:53:22|Tristate driver clk_out_n1 on net clk_out_n1 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":50:13:50:18|Tristate driver sr_wen on net sr_wen has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":49:13:49:18|Tristate driver sr_ubn on net sr_ubn has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":48:13:48:18|Tristate driver sr_oen on net sr_oen has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":47:13:47:18|Tristate driver sr_lbn on net sr_lbn has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":46:13:46:18|Tristate driver sr_cs2 on net sr_cs2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":45:13:45:19|Tristate driver sr_cs1n on net sr_cs1n has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":44:13:44:18|Tristate driver fl_wpn on net fl_wpn has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":43:13:43:18|Tristate driver fl_wen on net fl_wen has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":42:13:42:19|Tristate driver fl_ryby on net fl_ryby has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":41:13:41:21|Tristate driver fl_resetn on net fl_resetn has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":40:13:40:18|Tristate driver fl_oen on net fl_oen has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_1 on net fl_dq_1 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_2 on net fl_dq_2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_3 on net fl_dq_3 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_4 on net fl_dq_4 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_5 on net fl_dq_5 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_6 on net fl_dq_6 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_7 on net fl_dq_7 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":39:19:39:23|Tristate driver fl_dq_8 on net fl_dq_8 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":38:13:38:18|Tristate driver fl_cen on net fl_cen has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":37:13:37:20|Tristate driver fl_byten on net fl_byten has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_1 on net fl_a_1 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_2 on net fl_a_2 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_3 on net fl_a_3 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_4 on net fl_a_4 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_5 on net fl_a_5 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_6 on net fl_a_6 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_7 on net fl_a_7 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_8 on net fl_a_8 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_9 on net fl_a_9 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_10 on net fl_a_10 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_11 on net fl_a_11 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_12 on net fl_a_12 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_13 on net fl_a_13 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_14 on net fl_a_14 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_15 on net fl_a_15 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_16 on net fl_a_16 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_17 on net fl_a_17 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_18 on net fl_a_18 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_19 on net fl_a_19 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_20 on net fl_a_20 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_21 on net fl_a_21 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_22 on net fl_a_22 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_23 on net fl_a_23 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_24 on net fl_a_24 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_25 on net fl_a_25 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":36:20:36:23|Tristate driver fl_a_26 on net fl_a_26 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":34:13:34:22|Tristate driver dac1_sleep on net dac1_sleep has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":29:13:29:17|Tristate driver BW_36 on net BW_36 has its enable tied to GND (module led_igloo) 
@W: MO111 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":17:13:17:16|Tristate driver out2 on net out2 has its enable tied to GND (module led_igloo) 
@W: MO111 :|Tristate driver out2_t on net out2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver BW_36_t on net BW_36 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dac1_sleep_t on net dac1_sleep has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[0] on net fl_a[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[1] on net fl_a[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[2] on net fl_a[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[3] on net fl_a[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[4] on net fl_a[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[5] on net fl_a[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[6] on net fl_a[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[7] on net fl_a[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[8] on net fl_a[8] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[9] on net fl_a[9] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[10] on net fl_a[10] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[11] on net fl_a[11] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[12] on net fl_a[12] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[13] on net fl_a[13] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[14] on net fl_a[14] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[15] on net fl_a[15] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[16] on net fl_a[16] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[17] on net fl_a[17] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[18] on net fl_a[18] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[19] on net fl_a[19] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[20] on net fl_a[20] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[21] on net fl_a[21] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[22] on net fl_a[22] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[23] on net fl_a[23] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[24] on net fl_a[24] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_a_t[25] on net fl_a[25] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_byten_t on net fl_byten has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_cen_t on net fl_cen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[0] on net fl_dq[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[1] on net fl_dq[1] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[2] on net fl_dq[2] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[3] on net fl_dq[3] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[4] on net fl_dq[4] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[5] on net fl_dq[5] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[6] on net fl_dq[6] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_dq_t[7] on net fl_dq[7] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_oen_t on net fl_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_resetn_t on net fl_resetn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_ryby_t on net fl_ryby has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wen_t on net fl_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver fl_wpn_t on net fl_wpn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs1n_t on net sr_cs1n has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_cs2_t on net sr_cs2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_lbn_t on net sr_lbn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_oen_t on net sr_oen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_ubn_t on net sr_ubn has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver sr_wen_t on net sr_wen has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n1_t on net clk_out_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver clk_out_n2_t on net clk_out_n2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver CSN_n1_t on net CSN_n1 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_IDLE_t on net GPS1_IDLE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_PGM_t on net GPS1_PGM has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SCLK_t on net GPS1_SCLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SDATA_t on net GPS1_SDATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPS1_SHDN_t on net GPS1_SHDN has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CE_t on net REF_CE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_CLK_t on net REF_CLK has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_DATA_t on net REF_DATA has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LD_t on net REF_LD has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_LE_t on net REF_LE has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver REF_MXOUT_t on net REF_MXOUT has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver SENSE_DOUT_t[0] on net SENSE_DOUT[0] has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_clk_t on net dsa_clk has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_data_t on net dsa_data has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver dsa_le_t on net dsa_le has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver en_modul_t on net en_modul has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO17_t on net GPIO17 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO2_t on net GPIO2 has its enable tied to GND (module build) 
@W: MO111 :|Tristate driver GPIO1_t on net GPIO1 has its enable tied to GND (module build) 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog) (flattening)

@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance build_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance build_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance build_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.CONFIG2_DONE_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance build_sb_0.CORERESETP_0.CONFIG2_DONE_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.CONFIG1_DONE_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance build_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance build_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc

Available hyper_sources - for debug and ip models
HyperSrc tag led_igloo_0.fab_clk_8MHz
HyperSrc tag led_igloo_0.fab_clk_16MHz
HyperSrc tag led_igloo_0.temp_sck
HyperSrc tag led_igloo_0.temp3_csn
HyperSrc tag led_igloo_0.temp2_csn
HyperSrc tag led_igloo_0.temp1_csn
HyperSrc tag led_igloo_0.temp_so
HyperSrc tag led_igloo_0.freq
HyperSrc tag led_igloo_0.temp_count
HyperSrc tag led_igloo_0.temp_count_data
HyperSrc tag led_igloo_0.temp1
HyperSrc tag led_igloo_0.temp2
HyperSrc tag led_igloo_0.temp3
HyperSrc tag led_igloo_0.time_sens
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":218:20:218:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source ident_hs_fab_clk_8MHz (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fab_clk_16MHz (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_sck (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp3_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp2_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp1_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_so (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_freq (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_count_data (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp1 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp2 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp3 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_time_sens (view:work.led_igloo(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (view:VhdlGenLib.comm_block_x(verilog))
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5342:6:5342:11|Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":5361:2:5361:7|Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":378:4:378:9|Found counter in view:work.led_igloo(verilog) inst cnt_freq[31:0]
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":316:2:316:7|Found counter in view:work.led_igloo(verilog) inst cnt[5:0]
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":215:0:215:5|Found counter in view:work.led_igloo(verilog) inst temp_count_data[4:0]
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":215:0:215:5|Found counter in view:work.led_igloo(verilog) inst temp_count[31:0]
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":152:4:152:9|Found counter in view:work.led_igloo(verilog) inst dac_count[8:0]
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":185:0:185:5|Found counter in view:work.led_igloo(verilog) inst fpga_count[14:0]
@N: MF179 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v":196:8:196:41|Found 15 bit by 15 bit '==' comparator, 'fpga_flag4'
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N:"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1902:2:1902:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) inst b7_nYhI39s[9:0]
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[155] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[156] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[157] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[158] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[159] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[160] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4127:3:4127:8|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4127:3:4127:8|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[154:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog)).
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.build(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":2008:2:2008:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":2008:2:2008:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":2008:2:2008:7|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1793:3:1793:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1793:3:1793:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1773:3:1773:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":1773:3:1773:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

@N: BN114 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\build_sb.v":269:9:269:20|Removing instance build_sb_0.SYSRESET_POR of black_box view:ACG4.SYSRESET(PRIM) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register build_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance build_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance build_sb_0.CORERESETP_0.RESET_N_M2F_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":496:4:496:9|Removing sequential instance build_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register build_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance build_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":565:4:565:9|Removing sequential instance build_sb_0.CORERESETP_0.MSS_HPMS_READY_int in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance build_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance build_sb_0.CORERESETP_0.RESET_N_M2F_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":496:4:496:9|Removing sequential instance build_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance build_sb_0.CORERESETP_0.mss_ready_state in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance build_sb_0.CORERESETP_0.mss_ready_select in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N: BN114 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb_hpms\build_sb_hpms.v":208:0:208:13|Removing instance build_sb_0.build_sb_HPMS_0.MSS_ADLIB_INST of black_box view:work.MSS_050(verilog) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     1.18ns		1274 /      1648
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[141] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[142] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[143] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[144] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[145] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[146] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[147] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[148] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[149] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[150] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[151] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[152] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[153] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[154] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[126] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[127] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[128] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[129] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[130] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[131] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[132] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[133] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[134] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[135] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[136] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[137] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[138] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[139] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[140] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[111] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[112] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[113] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[114] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[115] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[116] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[117] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[118] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[119] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[120] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[121] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[122] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[123] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[124] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[125] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[96] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[97] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[98] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[99] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[100] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[101] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[102] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[103] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[104] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[105] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[106] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[107] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[108] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[109] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[110] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[81] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[82] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[83] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[84] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[85] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[86] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[87] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[88] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[89] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[90] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[91] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[92] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[93] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[94] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[95] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[66] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[67] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[68] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[69] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[70] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[71] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[72] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[73] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[74] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[75] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[76] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[77] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[78] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[79] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[80] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[51] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[52] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[53] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[54] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[55] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[56] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[57] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[58] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[59] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[60] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[61] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[62] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[63] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[64] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[65] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[44] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[45] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[46] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[47] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[48] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[49] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[50] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A: BN291 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":4131:2:4131:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 175MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 1496 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 instances converted, 24 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                 Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       build_sb_0.CCC_0.GL2_INST                       CLKINT                          488        led_igloo_0.fpga_count[14]                               
@K:CKID0004       build_sb_0.CCC_0.GL1_INST                       CLKINT                          159        led_igloo_0.temp1_csn                                    
@K:CKID0005       ident_coreinst.comm_block_INST.tck              clock definition on keepbuf     841        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]    
@K:CKID0006       ident_coreinst.comm_block_INST.dr2_tck_keep     clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]
======================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                       Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG3                   16         ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[7]                   No gated clock conversion method for cell cell:ACG4.SLE
===========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 128MB peak: 175MB)

Writing Analyst data base C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_m.srm
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 156MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT558 :|Unable to locate source for clock build_sb_CCC_0_FCCC|GL0_net_inferred_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 157MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 156MB peak: 175MB)

@W: MT246 :"c:\projects\verilog\led_igloo\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\ccc_0\build_sb_ccc_0_fccc.v":29:36:29:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/projects/verilog/led_igloo/led_dac_adc_work/libero/mayak_dac_adc/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
Found clock ident_coreinst.comm_block_INST.tck with period 1000.00ns 
@W: MT420 |Found inferred clock build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"

@W: MT420 |Found inferred clock build_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.CCC_0.GL1_net"

@W: MT420 |Found inferred clock build_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.CCC_0.GL2_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 11 20:39:50 2016
#


Top view:               build
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 1.746

                                                            Requested     Estimated      Requested     Estimated                 Clock        Clock               
Starting Clock                                              Frequency     Frequency      Period        Period        Slack       Type         Group               
------------------------------------------------------------------------------------------------------------------------------------------------------------------
build_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_2 
build_sb_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     153.7 MHz      10.000        6.508         1.746       inferred     Inferred_clkgroup_1 
build_sb_CCC_0_FCCC|GL2_net_inferred_clock                  100.0 MHz     199.0 MHz      10.000        5.026         3.452       inferred     Inferred_clkgroup_0 
build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                      1.0 MHz       1016.2 MHz     1000.000      0.984         999.016     declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                          1.0 MHz       181.5 MHz      1000.000      5.511         994.490     declared     identify_jtag_group1
System                                                      100.0 MHz     158.9 MHz      10.000        6.291         3.709       system       system_clkgroup     
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  10.000      3.709    |  No paths    -      |  No paths    -      |  No paths    -    
System                                      build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      6.947    |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ident_coreinst.comm_block_INST.tck          |  1000.000    991.427  |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ident_coreinst.comm_block_INST.dr2_tck      |  1000.000    995.324  |  No paths    -      |  No paths    -      |  No paths    -    
build_sb_CCC_0_FCCC|GL2_net_inferred_clock  build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      4.974    |  10.000      8.664  |  5.000       3.452  |  No paths    -    
build_sb_CCC_0_FCCC|GL2_net_inferred_clock  ident_coreinst.comm_block_INST.tck          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
build_sb_CCC_0_FCCC|GL1_net_inferred_clock  build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
build_sb_CCC_0_FCCC|GL1_net_inferred_clock  build_sb_CCC_0_FCCC|GL1_net_inferred_clock  |  10.000      4.404    |  10.000      4.731  |  No paths    -      |  5.000       1.746
ident_coreinst.comm_block_INST.tck          System                                      |  1000.000    991.834  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck          build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck          ident_coreinst.comm_block_INST.tck          |  1000.000    994.490  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck      System                                      |  1000.000    996.549  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck      ident_coreinst.comm_block_INST.dr2_tck      |  1000.000    999.016  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: build_sb_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                         Arrival          
Instance                     Reference                                      Type     Pin     Net              Time        Slack
                             Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.cnt[3]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[3]           0.094       1.746
led_igloo_0.cnt[4]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[4]           0.076       1.775
led_igloo_0.cnt_frame[0]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[0]     0.076       2.357
led_igloo_0.cnt[0]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       GPIO7_c          0.076       2.379
led_igloo_0.cnt_frame[1]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[1]     0.094       2.443
led_igloo_0.cnt[1]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[1]           0.076       2.450
led_igloo_0.cnt_frame[2]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[2]     0.076       2.479
led_igloo_0.cnt[5]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[5]           0.076       2.516
led_igloo_0.cnt_frame[3]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[3]     0.076       2.516
led_igloo_0.cnt[2]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[2]           0.076       2.544
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                  Required          
Instance                               Reference                                      Type     Pin     Net                       Time         Slack
                                       Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.data_from_adc\[2\][7]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_66     4.707        1.746
led_igloo_0.data_from_adc\[2\][2]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_61     4.707        2.012
led_igloo_0.data_from_adc\[2\][8]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_67     4.707        2.012
led_igloo_0.data_from_adc\[2\][5]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_64     4.707        2.158
led_igloo_0.data_from_adc\[2\][6]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_65     4.707        2.158
led_igloo_0.data_from_adc\[2\][4]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_63     4.707        2.357
led_igloo_0.data_from_adc\[2\][9]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_68     4.707        2.357
led_igloo_0.data_from_adc\[2\][10]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_69     4.707        2.357
led_igloo_0.data_from_adc\[2\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_59     4.707        2.379
led_igloo_0.data_from_adc\[2\][1]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_60     4.707        2.443
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.707

    - Propagation time:                      2.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.746

    Number of logic level(s):                3
    Starting point:                          led_igloo_0.cnt[3] / Q
    Ending point:                            led_igloo_0.data_from_adc\[2\][7] / EN
    The start point is clocked by            build_sb_CCC_0_FCCC|GL1_net_inferred_clock [falling] on pin CLK
    The end   point is clocked by            build_sb_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
led_igloo_0.cnt[3]                        SLE      Q        Out     0.094     0.094       -         
cnt[3]                                    Net      -        -       0.735     -           6         
led_igloo_0.cnt_RNIN2FE[3]                CFG2     B        In      -         0.830       -         
led_igloo_0.cnt_RNIN2FE[3]                CFG2     Y        Out     0.143     0.972       -         
data_from_adc\[2\]_66_0_0_a2_0_out        Net      -        -       0.670     -           6         
led_igloo_0.cnt_RNINDI21[5]               CFG3     C        In      -         1.642       -         
led_igloo_0.cnt_RNINDI21[5]               CFG3     Y        Out     0.182     1.824       -         
data_from_adc\[2\]_66_0_0_a2_0_0          Net      -        -       0.590     -           3         
led_igloo_0.data_from_adc\[2\]_RNO[7]     CFG4     D        In      -         2.414       -         
led_igloo_0.data_from_adc\[2\]_RNO[7]     CFG4     Y        Out     0.408     2.822       -         
data_from_adc\[2\]_66                     Net      -        -       0.138     -           1         
led_igloo_0.data_from_adc\[2\][7]         SLE      EN       In      -         2.960       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.254 is 1.121(34.5%) logic and 2.133(65.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: build_sb_CCC_0_FCCC|GL2_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                             Arrival          
Instance                         Reference                                      Type     Pin     Net                  Time        Slack
                                 Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.fpga_shift_2[0]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[0]      0.094       3.452
led_igloo_0.fpga_shift_2[2]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[2]      0.094       3.465
led_igloo_0.fpga_shift_2[4]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[4]      0.094       3.478
led_igloo_0.fpga_shift_2[6]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[6]      0.094       3.490
led_igloo_0.fpga_shift_2[8]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[8]      0.094       3.503
led_igloo_0.fpga_shift_2[10]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[10]     0.094       3.516
led_igloo_0.fpga_shift_2[12]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[12]     0.094       3.529
led_igloo_0.fpga_shift_2[14]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[14]     0.094       3.753
led_igloo_0.fpga_shift_2[1]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[1]      0.094       3.775
led_igloo_0.fpga_shift_2[3]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[3]      0.094       3.787
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                            Required          
Instance                                                        Reference                                      Type     Pin     Net                 Time         Slack
                                                                Clock                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.fpga_flag                                           build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       fpga_flags          4.778        3.452
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[9]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[9]     9.778        4.974
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[8]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[8]     9.778        4.988
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[7]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[7]     9.778        5.003
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[6]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[6]     9.778        5.017
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[5]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[5]     9.778        5.031
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[4]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[4]     9.778        5.045
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[0]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[0]     9.778        5.058
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[1]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[1]     9.778        5.058
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[2]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[2]     9.778        5.058
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      1.326
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.452

    Number of logic level(s):                8
    Starting point:                          led_igloo_0.fpga_shift_2[0] / Q
    Ending point:                            led_igloo_0.fpga_flag / D
    The start point is clocked by            build_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            build_sb_CCC_0_FCCC|GL2_net_inferred_clock [falling] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
led_igloo_0.fpga_shift_2[0]       SLE      Q        Out     0.094     0.094       -         
fpga_shift_2[0]                   Net      -        -       0.509     -           1         
led_igloo_0.fpga_flag4_0_I_1      ARI1     D        In      -         0.603       -         
led_igloo_0.fpga_flag4_0_I_1      ARI1     FCO      Out     0.439     1.042       -         
fpga_flag4_0_data_tmp[0]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_39     ARI1     FCI      In      -         1.042       -         
led_igloo_0.fpga_flag4_0_I_39     ARI1     FCO      Out     0.013     1.055       -         
fpga_flag4_0_data_tmp[1]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_33     ARI1     FCI      In      -         1.055       -         
led_igloo_0.fpga_flag4_0_I_33     ARI1     FCO      Out     0.013     1.068       -         
fpga_flag4_0_data_tmp[2]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_27     ARI1     FCI      In      -         1.068       -         
led_igloo_0.fpga_flag4_0_I_27     ARI1     FCO      Out     0.013     1.080       -         
fpga_flag4_0_data_tmp[3]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_21     ARI1     FCI      In      -         1.080       -         
led_igloo_0.fpga_flag4_0_I_21     ARI1     FCO      Out     0.013     1.093       -         
fpga_flag4_0_data_tmp[4]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_15     ARI1     FCI      In      -         1.093       -         
led_igloo_0.fpga_flag4_0_I_15     ARI1     FCO      Out     0.013     1.106       -         
fpga_flag4_0_data_tmp[5]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_9      ARI1     FCI      In      -         1.106       -         
led_igloo_0.fpga_flag4_0_I_9      ARI1     FCO      Out     0.013     1.119       -         
fpga_flag4_0_data_tmp[6]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_45     ARI1     FCI      In      -         1.119       -         
led_igloo_0.fpga_flag4_0_I_45     ARI1     FCO      Out     0.013     1.131       -         
fpga_flags                        Net      -        -       0.195     -           1         
led_igloo_0.fpga_flag             SLE      D        In      -         1.326       -         
============================================================================================
Total path delay (propagation time + setup) of 1.548 is 0.845(54.6%) logic and 0.703(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.094       996.549
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.076       999.016
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference                                  Type      Pin      Net                 Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     996.549
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[0]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.778      999.016
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.549

    Number of logic level(s):                3
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.094     0.094       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.686     -           2         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_d            CFG3      B        In      -         0.780       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_d            CFG3      Y        Out     0.143     0.923       -         
b3_PLF_d                                                      Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              CFG4      D        In      -         1.406       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              CFG4      Y        Out     0.408     1.815       -         
b6_PLF_Bq                                                     Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      C        In      -         2.298       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      Y        Out     0.182     2.480       -         
b9_PLF_6lNa2                                                  Net       -        -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         3.451       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 3.451 is 0.828(24.0%) logic and 2.624(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.tck
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                              Arrival            
Instance                                                       Reference                              Type        Pin            Net                 Time        Slack  
                                                               Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[2]      b7_vFW_PlM[20]      0.291       991.834
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_3     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[17]     b7_vFW_PlM[71]      0.291       991.834
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[0]      b7_vFW_PlM[36]      0.291       991.874
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[9]      b7_vFW_PlM[9]       0.291       992.061
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_3     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[1]      b7_vFW_PlM[55]      0.291       992.061
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_4     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[7]      b7_vFW_PlM[79]      0.291       992.061
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_4     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[82]      0.291       992.061
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_7     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[7]      b7_vFW_PlM[133]     0.291       992.061
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[14]     b7_vFW_PlM[14]      0.291       992.100
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[12]     b7_vFW_PlM[30]      0.291       992.100
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                             Required            
Instance                                                       Reference                              Type        Pin            Net                Time         Slack  
                                                               Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw              ident_coreinst.comm_block_INST.tck     UJTAG       UTDO           b9_PLF_6lNa2       1000.000     991.834
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_3     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_4     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_5     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_6     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_7     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.490
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      8.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.834

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1 / A_DOUT[2]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin A_DOUT_CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                 Pin           Pin               Arrival     No. of    
Name                                                               Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1         RAM1K18     A_DOUT[2]     Out     0.291     0.291       -         
b7_vFW_PlM[20]                                                     Net         -             -       0.971     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_43                        CFG4        D             In      -         1.263       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_43                        CFG4        Y             Out     0.408     1.671       -         
b3_PLF_43                                                          Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_127                       CFG4        D             In      -         2.154       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_127                       CFG4        Y             Out     0.408     2.563       -         
b3_PLF_127                                                         Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_148                       CFG4        D             In      -         3.046       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_148                       CFG4        Y             Out     0.408     3.454       -         
b3_PLF_148                                                         Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_151                       CFG4        C             In      -         3.938       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_151                       CFG4        Y             Out     0.182     4.120       -         
b3_PLF_151                                                         Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF                           CFG4        B             In      -         4.603       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF                           CFG4        Y             Out     0.143     4.746       -         
b9_OFWNT9Mxf                                                       Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_6     CFG4        A             In      -         5.229       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_6     CFG4        Y             Out     0.076     5.305       -         
N_48                                                               Net         -             -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF         CFG4        A             In      -         5.788       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF         CFG4        Y             Out     0.076     5.864       -         
b3_PLF                                                             Net         -             -       0.483     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                   CFG4        C             In      -         6.347       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                   CFG4        Y             Out     0.182     6.529       -         
b6_PLF_Bq                                                          Net         -             -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                  CFG4        C             In      -         7.012       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                  CFG4        Y             Out     0.182     7.194       -         
b9_PLF_6lNa2                                                       Net         -             -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  UJTAG       UTDO          In      -         8.166       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 8.166 is 2.357(28.9%) logic and 5.808(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                      Arrival          
Instance                                                                 Reference     Type      Pin          Net                      Time        Slack
                                                                         Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     System        SLE       Q            b13_nvmFL_fx2rbuQ[2]     0.076       3.709
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     System        SLE       Q            b13_nvmFL_fx2rbuQ[3]     0.094       3.790
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     System        SLE       Q            b13_nvmFL_fx2rbuQ[4]     0.094       3.897
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       3.967
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     System        SLE       Q            b13_nvmFL_fx2rbuQ[0]     0.094       3.990
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       4.004
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       4.366
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       4.581
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     System        SLE       Q            b13_nvmFL_fx2rbuQ[1]     0.094       4.697
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       4.701
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                 Required          
Instance                                                                               Reference     Type      Pin      Net                     Time         Slack
                                                                                       Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                      System        UJTAG     UTDO     b9_PLF_6lNa2            10.000       3.709
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY     System        SLE       EN       b8_vABZ3qsY_RNO         9.707        4.816
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[0]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[1]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[2]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[3]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[4]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[5]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[6]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[7]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.355
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.291
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.709

    Number of logic level(s):                7
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]          SLE       Q        Out     0.076     0.076       -         
b13_nvmFL_fx2rbuQ[2]                                                          Net       -        -       0.833     -           11        
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      B        In      -         0.909       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      Y        Out     0.125     1.034       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_2                                              Net       -        -       0.590     -           3         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      D        In      -         1.624       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.408     2.032       -         
b7_yYh03wy                                                                    Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_7_am             CFG3      B        In      -         2.515       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_7_am             CFG3      Y        Out     0.143     2.658       -         
b3_PLF_7_am                                                                   Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_7_ns             CFG3      C        In      -         3.142       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_7_ns             CFG3      Y        Out     0.182     3.324       -         
N_50                                                                          Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      C        In      -         3.807       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.182     3.989       -         
b3_PLF                                                                        Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                              CFG4      C        In      -         4.472       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                              CFG4      Y        Out     0.182     4.654       -         
b6_PLF_Bq                                                                     Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                             CFG4      C        In      -         5.138       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                             CFG4      Y        Out     0.182     5.320       -         
b9_PLF_6lNa2                                                                  Net       -        -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.291       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 1.481(23.5%) logic and 4.811(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 156MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 156MB peak: 175MB)

---------------------------------------
Resource Usage Report for build 

Mapping to part: m2gl050tfbga896-1
Cell usage:
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
UJTAG           1 use
CFG1           18 uses
CFG2           110 uses
CFG3           225 uses
CFG4           651 uses

Carry primitives used for arithmetic functions:
ARI1           188 uses


Sequential Cells: 
SLE            1493 uses

DSP Blocks:    0

I/O ports: 185
I/O primitives: 179
INBUF          52 uses
OUTBUF         55 uses
TRIBUFF        72 uses


Global Clock Buffers: 3


RAM/ROM usage summary
Block Rams (RAM1K18) : 9

Total LUTs:    1192

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 324; LUTs = 324;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1493 + 0 + 324 + 0 = 1817;
Total number of LUTs after P&R:  1192 + 0 + 324 + 0 = 1516;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 58MB peak: 175MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime
# Fri Mar 11 20:39:50 2016

###########################################################]
