Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 17:14:47 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square26/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  676         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (676)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (676)
5. checking no_input_delay (26)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (676)
--------------------------
 There are 676 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[22]/C
src0_reg[23]/C
src0_reg[24]/C
src0_reg[25]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[22]/C
src10_reg[23]/C
src10_reg[24]/C
src10_reg[25]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[22]/C
src11_reg[23]/C
src11_reg[24]/C
src11_reg[25]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[22]/C
src12_reg[23]/C
src12_reg[24]/C
src12_reg[25]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[22]/C
src13_reg[23]/C
src13_reg[24]/C
src13_reg[25]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[22]/C
src14_reg[23]/C
src14_reg[24]/C
src14_reg[25]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[22]/C
src15_reg[23]/C
src15_reg[24]/C
src15_reg[25]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[22]/C
src16_reg[23]/C
src16_reg[24]/C
src16_reg[25]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[22]/C
src17_reg[23]/C
src17_reg[24]/C
src17_reg[25]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[22]/C
src18_reg[23]/C
src18_reg[24]/C
src18_reg[25]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[22]/C
src19_reg[23]/C
src19_reg[24]/C
src19_reg[25]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[22]/C
src1_reg[23]/C
src1_reg[24]/C
src1_reg[25]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[22]/C
src20_reg[23]/C
src20_reg[24]/C
src20_reg[25]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[22]/C
src21_reg[23]/C
src21_reg[24]/C
src21_reg[25]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[23]/C
src22_reg[24]/C
src22_reg[25]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[24]/C
src23_reg[25]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[23]/C
src24_reg[24]/C
src24_reg[25]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[18]/C
src25_reg[19]/C
src25_reg[1]/C
src25_reg[20]/C
src25_reg[21]/C
src25_reg[22]/C
src25_reg[23]/C
src25_reg[24]/C
src25_reg[25]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[22]/C
src2_reg[23]/C
src2_reg[24]/C
src2_reg[25]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[22]/C
src3_reg[23]/C
src3_reg[24]/C
src3_reg[25]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[22]/C
src4_reg[23]/C
src4_reg[24]/C
src4_reg[25]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[22]/C
src5_reg[23]/C
src5_reg[24]/C
src5_reg[25]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[22]/C
src6_reg[23]/C
src6_reg[24]/C
src6_reg[25]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[22]/C
src7_reg[23]/C
src7_reg[24]/C
src7_reg[25]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[22]/C
src8_reg[23]/C
src8_reg[24]/C
src8_reg[25]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[22]/C
src9_reg[23]/C
src9_reg[24]/C
src9_reg[25]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (676)
--------------------------------------------------
 There are 676 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[22]/D
src0_reg[23]/D
src0_reg[24]/D
src0_reg[25]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[22]/D
src10_reg[23]/D
src10_reg[24]/D
src10_reg[25]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[22]/D
src11_reg[23]/D
src11_reg[24]/D
src11_reg[25]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[22]/D
src12_reg[23]/D
src12_reg[24]/D
src12_reg[25]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[22]/D
src13_reg[23]/D
src13_reg[24]/D
src13_reg[25]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[22]/D
src14_reg[23]/D
src14_reg[24]/D
src14_reg[25]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[22]/D
src15_reg[23]/D
src15_reg[24]/D
src15_reg[25]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[22]/D
src16_reg[23]/D
src16_reg[24]/D
src16_reg[25]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[22]/D
src17_reg[23]/D
src17_reg[24]/D
src17_reg[25]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[22]/D
src18_reg[23]/D
src18_reg[24]/D
src18_reg[25]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[22]/D
src19_reg[23]/D
src19_reg[24]/D
src19_reg[25]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[22]/D
src1_reg[23]/D
src1_reg[24]/D
src1_reg[25]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[22]/D
src20_reg[23]/D
src20_reg[24]/D
src20_reg[25]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[22]/D
src21_reg[23]/D
src21_reg[24]/D
src21_reg[25]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[23]/D
src22_reg[24]/D
src22_reg[25]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[24]/D
src23_reg[25]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[23]/D
src24_reg[24]/D
src24_reg[25]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[18]/D
src25_reg[19]/D
src25_reg[1]/D
src25_reg[20]/D
src25_reg[21]/D
src25_reg[22]/D
src25_reg[23]/D
src25_reg[24]/D
src25_reg[25]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[22]/D
src2_reg[23]/D
src2_reg[24]/D
src2_reg[25]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[22]/D
src3_reg[23]/D
src3_reg[24]/D
src3_reg[25]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[22]/D
src4_reg[23]/D
src4_reg[24]/D
src4_reg[25]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[22]/D
src5_reg[23]/D
src5_reg[24]/D
src5_reg[25]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[22]/D
src6_reg[23]/D
src6_reg[24]/D
src6_reg[25]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[22]/D
src7_reg[23]/D
src7_reg[24]/D
src7_reg[25]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[22]/D
src8_reg[23]/D
src8_reg[24]/D
src8_reg[25]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[22]/D
src9_reg[23]/D
src9_reg[24]/D
src9_reg[25]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  707          inf        0.000                      0                  707           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           707 Endpoints
Min Delay           707 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.715ns  (logic 6.015ns (51.344%)  route 5.700ns (48.656%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.818 r  compressor/chain1_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.818    compressor/chain1_3/carryout[15]
    SLICE_X6Y85                                                       r  compressor/chain1_3/carry4_inst4/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.910 r  compressor/chain1_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.910    compressor/chain1_3/carryout[19]
    SLICE_X6Y86                                                       r  compressor/chain1_3/carry4_inst5/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.133 r  compressor/chain1_3/carry4_inst5/O[1]
                         net (fo=4, routed)           1.201     5.335    compressor/chain2_1/lut6_2_inst20/I0
    SLICE_X5Y83                                                       r  compressor/chain2_1/lut6_2_inst20/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.216     5.551 r  compressor/chain2_1/lut6_2_inst20/LUT6/O
                         net (fo=1, routed)           0.000     5.551    compressor/chain2_1/prop[20]
    SLICE_X5Y83                                                       r  compressor/chain2_1/carry4_inst5/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.946 r  compressor/chain2_1/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/chain2_1/carryout[23]
    SLICE_X5Y84                                                       r  compressor/chain2_1/carry4_inst6/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.105 r  compressor/chain2_1/carry4_inst6/O[0]
                         net (fo=2, routed)           0.827     6.932    compressor/chain3_0/dst[24]
    SLICE_X4Y84                                                       r  compressor/chain3_0/lut2_prop25/I1
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.224     7.156 r  compressor/chain3_0/lut2_prop25/O
                         net (fo=1, routed)           0.000     7.156    compressor/chain3_0/prop[25]
    SLICE_X4Y84                                                       r  compressor/chain3_0/carry4_inst6/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.568 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.568    compressor/chain3_0/carryout[27]
    SLICE_X4Y85                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.755 r  compressor/chain3_0/carry4_inst7/CO[0]
                         net (fo=1, routed)           1.528     9.283    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.432    11.715 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.715    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.706ns  (logic 5.950ns (50.827%)  route 5.756ns (49.173%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.818 r  compressor/chain1_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.818    compressor/chain1_3/carryout[15]
    SLICE_X6Y85                                                       r  compressor/chain1_3/carry4_inst4/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.910 r  compressor/chain1_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.910    compressor/chain1_3/carryout[19]
    SLICE_X6Y86                                                       r  compressor/chain1_3/carry4_inst5/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.133 r  compressor/chain1_3/carry4_inst5/O[1]
                         net (fo=4, routed)           1.201     5.335    compressor/chain2_1/lut6_2_inst20/I0
    SLICE_X5Y83                                                       r  compressor/chain2_1/lut6_2_inst20/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.216     5.551 r  compressor/chain2_1/lut6_2_inst20/LUT6/O
                         net (fo=1, routed)           0.000     5.551    compressor/chain2_1/prop[20]
    SLICE_X5Y83                                                       r  compressor/chain2_1/carry4_inst5/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.946 r  compressor/chain2_1/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/chain2_1/carryout[23]
    SLICE_X5Y84                                                       r  compressor/chain2_1/carry4_inst6/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.105 r  compressor/chain2_1/carry4_inst6/O[0]
                         net (fo=2, routed)           0.827     6.932    compressor/chain3_0/dst[24]
    SLICE_X4Y84                                                       r  compressor/chain3_0/lut2_prop25/I1
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.224     7.156 r  compressor/chain3_0/lut2_prop25/O
                         net (fo=1, routed)           0.000     7.156    compressor/chain3_0/prop[25]
    SLICE_X4Y84                                                       r  compressor/chain3_0/carry4_inst6/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.568 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.568    compressor/chain3_0/carryout[27]
    SLICE_X4Y85                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.727 r  compressor/chain3_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.585     9.311    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.395    11.706 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.706    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.802ns (49.956%)  route 5.813ns (50.044%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.818 r  compressor/chain1_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.818    compressor/chain1_3/carryout[15]
    SLICE_X6Y85                                                       r  compressor/chain1_3/carry4_inst4/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.910 r  compressor/chain1_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.910    compressor/chain1_3/carryout[19]
    SLICE_X6Y86                                                       r  compressor/chain1_3/carry4_inst5/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.133 r  compressor/chain1_3/carry4_inst5/O[1]
                         net (fo=4, routed)           1.201     5.335    compressor/chain2_1/lut6_2_inst20/I0
    SLICE_X5Y83                                                       r  compressor/chain2_1/lut6_2_inst20/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.216     5.551 r  compressor/chain2_1/lut6_2_inst20/LUT6/O
                         net (fo=1, routed)           0.000     5.551    compressor/chain2_1/prop[20]
    SLICE_X5Y83                                                       r  compressor/chain2_1/carry4_inst5/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.946 r  compressor/chain2_1/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/chain2_1/carryout[23]
    SLICE_X5Y84                                                       r  compressor/chain2_1/carry4_inst6/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.105 r  compressor/chain2_1/carry4_inst6/O[0]
                         net (fo=2, routed)           0.827     6.932    compressor/chain3_0/dst[24]
    SLICE_X4Y84                                                       r  compressor/chain3_0/lut2_prop25/I1
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.224     7.156 r  compressor/chain3_0/lut2_prop25/O
                         net (fo=1, routed)           0.000     7.156    compressor/chain3_0/prop[25]
    SLICE_X4Y84                                                       r  compressor/chain3_0/carry4_inst6/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.588 r  compressor/chain3_0/carry4_inst6/O[2]
                         net (fo=1, routed)           1.641     9.229    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.386    11.615 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.615    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.604ns  (logic 5.869ns (50.573%)  route 5.736ns (49.427%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.818 r  compressor/chain1_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.818    compressor/chain1_3/carryout[15]
    SLICE_X6Y85                                                       r  compressor/chain1_3/carry4_inst4/CI
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.910 r  compressor/chain1_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.910    compressor/chain1_3/carryout[19]
    SLICE_X6Y86                                                       r  compressor/chain1_3/carry4_inst5/CI
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.133 r  compressor/chain1_3/carry4_inst5/O[1]
                         net (fo=4, routed)           1.201     5.335    compressor/chain2_1/lut6_2_inst20/I0
    SLICE_X5Y83                                                       r  compressor/chain2_1/lut6_2_inst20/LUT6/I0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.216     5.551 r  compressor/chain2_1/lut6_2_inst20/LUT6/O
                         net (fo=1, routed)           0.000     5.551    compressor/chain2_1/prop[20]
    SLICE_X5Y83                                                       r  compressor/chain2_1/carry4_inst5/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.946 r  compressor/chain2_1/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/chain2_1/carryout[23]
    SLICE_X5Y84                                                       r  compressor/chain2_1/carry4_inst6/CI
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.105 r  compressor/chain2_1/carry4_inst6/O[0]
                         net (fo=2, routed)           0.827     6.932    compressor/chain3_0/dst[24]
    SLICE_X4Y84                                                       r  compressor/chain3_0/lut2_prop25/I1
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.224     7.156 r  compressor/chain3_0/lut2_prop25/O
                         net (fo=1, routed)           0.000     7.156    compressor/chain3_0/prop[25]
    SLICE_X4Y84                                                       r  compressor/chain3_0/carry4_inst6/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.633 r  compressor/chain3_0/carry4_inst6/O[3]
                         net (fo=1, routed)           1.564     9.197    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.408    11.604 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.604    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.437ns  (logic 5.636ns (49.274%)  route 5.802ns (50.726%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.949 r  compressor/chain1_3/carry4_inst3/O[1]
                         net (fo=4, routed)           1.044     4.993    compressor/chain2_1/lut6_2_inst24_0[4]
    SLICE_X5Y81                                                       r  compressor/chain2_1/lut5_prop13/I0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.216     5.209 r  compressor/chain2_1/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.209    compressor/chain2_1/prop[13]
    SLICE_X5Y81                                                       r  compressor/chain2_1/carry4_inst3/S[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.641 r  compressor/chain2_1/carry4_inst3/O[2]
                         net (fo=2, routed)           0.762     6.404    compressor/chain3_0/dst[14]
    SLICE_X4Y81                                                       r  compressor/chain3_0/lut2_prop15/I1
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.230     6.634 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.634    compressor/chain3_0/prop[15]
    SLICE_X4Y81                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.933 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.933    compressor/chain3_0/carryout[15]
    SLICE_X4Y82                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.163 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.852     9.015    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    11.437 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.437    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.415ns  (logic 5.924ns (51.894%)  route 5.491ns (48.106%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.949 r  compressor/chain1_3/carry4_inst3/O[1]
                         net (fo=4, routed)           1.044     4.993    compressor/chain2_1/lut6_2_inst24_0[4]
    SLICE_X5Y81                                                       r  compressor/chain2_1/lut5_prop13/I0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.216     5.209 r  compressor/chain2_1/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.209    compressor/chain2_1/prop[13]
    SLICE_X5Y81                                                       r  compressor/chain2_1/carry4_inst3/S[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.621 r  compressor/chain2_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.621    compressor/chain2_1/carryout[15]
    SLICE_X5Y82                                                       r  compressor/chain2_1/carry4_inst4/CI
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.710 r  compressor/chain2_1/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.710    compressor/chain2_1/carryout[19]
    SLICE_X5Y83                                                       r  compressor/chain2_1/carry4_inst5/CI
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.869 r  compressor/chain2_1/carry4_inst5/O[0]
                         net (fo=2, routed)           0.609     6.479    compressor/chain3_0/dst[20]
    SLICE_X4Y83                                                       r  compressor/chain3_0/lut2_prop21/I1
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.224     6.703 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.703    compressor/chain3_0/prop[21]
    SLICE_X4Y83                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.115 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.115    compressor/chain3_0/carryout[23]
    SLICE_X4Y84                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.345 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.695     9.039    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376    11.415 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.415    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 5.630ns (49.441%)  route 5.757ns (50.559%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.949 r  compressor/chain1_3/carry4_inst3/O[1]
                         net (fo=4, routed)           1.044     4.993    compressor/chain2_1/lut6_2_inst24_0[4]
    SLICE_X5Y81                                                       r  compressor/chain2_1/lut5_prop13/I0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.216     5.209 r  compressor/chain2_1/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.209    compressor/chain2_1/prop[13]
    SLICE_X5Y81                                                       r  compressor/chain2_1/carry4_inst3/S[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.641 r  compressor/chain2_1/carry4_inst3/O[2]
                         net (fo=2, routed)           0.762     6.404    compressor/chain3_0/dst[14]
    SLICE_X4Y81                                                       r  compressor/chain3_0/lut2_prop15/I1
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.230     6.634 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.634    compressor/chain3_0/prop[15]
    SLICE_X4Y81                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.933 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.933    compressor/chain3_0/carryout[15]
    SLICE_X4Y82                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.022 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.022    compressor/chain3_0/carryout[19]
    SLICE_X4Y83                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.181 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.807     8.988    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    11.387 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.387    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 5.578ns (49.029%)  route 5.799ns (50.971%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.949 r  compressor/chain1_3/carry4_inst3/O[1]
                         net (fo=4, routed)           1.044     4.993    compressor/chain2_1/lut6_2_inst24_0[4]
    SLICE_X5Y81                                                       r  compressor/chain2_1/lut5_prop13/I0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.216     5.209 r  compressor/chain2_1/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.209    compressor/chain2_1/prop[13]
    SLICE_X5Y81                                                       r  compressor/chain2_1/carry4_inst3/S[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.641 r  compressor/chain2_1/carry4_inst3/O[2]
                         net (fo=2, routed)           0.762     6.404    compressor/chain3_0/dst[14]
    SLICE_X4Y81                                                       r  compressor/chain3_0/lut2_prop15/I1
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.230     6.634 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.634    compressor/chain3_0/prop[15]
    SLICE_X4Y81                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.933 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.933    compressor/chain3_0/carryout[15]
    SLICE_X4Y82                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.114 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.849     8.963    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    11.377 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.377    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 5.449ns (47.944%)  route 5.916ns (52.056%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.104 r  compressor/chain0_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.971     3.076    compressor/chain1_3/lut6_2_inst6/I0
    SLICE_X6Y82                                                       r  compressor/chain1_3/lut6_2_inst6/LUT6/I0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.216     3.292 r  compressor/chain1_3/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.292    compressor/chain1_3/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_3/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.578 r  compressor/chain1_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.578    compressor/chain1_3/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.801 r  compressor/chain1_3/carry4_inst2/O[1]
                         net (fo=4, routed)           1.006     4.806    compressor/chain2_1/lut6_2_inst8/I0
    SLICE_X5Y80                                                       r  compressor/chain2_1/lut6_2_inst8/LUT6/I0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.216     5.022 r  compressor/chain2_1/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     5.022    compressor/chain2_1/prop[8]
    SLICE_X5Y80                                                       r  compressor/chain2_1/carry4_inst2/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.429 r  compressor/chain2_1/carry4_inst2/O[2]
                         net (fo=2, routed)           0.815     6.244    compressor/chain3_0/dst[10]
    SLICE_X4Y80                                                       r  compressor/chain3_0/lut2_prop11/I1
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.230     6.474 r  compressor/chain3_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     6.474    compressor/chain3_0/prop[11]
    SLICE_X4Y80                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.773 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.773    compressor/chain3_0/carryout[11]
    SLICE_X4Y81                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.003 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.965     8.968    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    11.365 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.365    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.363ns  (logic 5.556ns (48.895%)  route 5.807ns (51.105%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[2]/Q
                         net (fo=5, routed)           1.159     1.500    compressor/chain0_3/src4[2]
    SLICE_X2Y79                                                       r  compressor/chain0_3/lut5_prop3/I1
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.597 r  compressor/chain0_3/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.597    compressor/chain0_3/prop[3]
    SLICE_X2Y79                                                       r  compressor/chain0_3/carry4_inst0/S[3]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.881 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.881    compressor/chain0_3/carryout[3]
    SLICE_X2Y80                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.118 r  compressor/chain0_3/carry4_inst1/O[3]
                         net (fo=4, routed)           0.984     3.102    compressor/chain1_3/lut5_prop25_0[2]
    SLICE_X6Y83                                                       r  compressor/chain1_3/lut5_prop9/I0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.222     3.324 r  compressor/chain1_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.324    compressor/chain1_3/prop[9]
    SLICE_X6Y83                                                       r  compressor/chain1_3/carry4_inst2/S[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.726 r  compressor/chain1_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.726    compressor/chain1_3/carryout[11]
    SLICE_X6Y84                                                       r  compressor/chain1_3/carry4_inst3/CI
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.949 r  compressor/chain1_3/carry4_inst3/O[1]
                         net (fo=4, routed)           1.044     4.993    compressor/chain2_1/lut6_2_inst24_0[4]
    SLICE_X5Y81                                                       r  compressor/chain2_1/lut5_prop13/I0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.216     5.209 r  compressor/chain2_1/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.209    compressor/chain2_1/prop[13]
    SLICE_X5Y81                                                       r  compressor/chain2_1/carry4_inst3/S[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.641 r  compressor/chain2_1/carry4_inst3/O[2]
                         net (fo=2, routed)           0.762     6.404    compressor/chain3_0/dst[14]
    SLICE_X4Y81                                                       r  compressor/chain3_0/lut2_prop15/I1
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.230     6.634 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.634    compressor/chain3_0/prop[15]
    SLICE_X4Y81                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.933 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.933    compressor/chain3_0/carryout[15]
    SLICE_X4Y82                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.092 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.857     8.949    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    11.363 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.363    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src9[9]
    SLICE_X3Y80          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.205%)  route 0.068ns (34.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE                         0.000     0.000 r  src9_reg[14]/C
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[14]/Q
                         net (fo=5, routed)           0.068     0.196    src9[14]
    SLICE_X14Y80         FDRE                                         r  src9_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.495%)  route 0.070ns (35.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[8]/Q
                         net (fo=5, routed)           0.070     0.198    src1[8]
    SLICE_X4Y74          FDRE                                         r  src1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[2]/Q
                         net (fo=2, routed)           0.064     0.205    src1[2]
    SLICE_X5Y74          FDRE                                         r  src1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.190%)  route 0.078ns (37.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE                         0.000     0.000 r  src16_reg[14]/C
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[14]/Q
                         net (fo=5, routed)           0.078     0.206    src16[14]
    SLICE_X12Y83         FDRE                                         r  src16_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.128%)  route 0.066ns (31.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  src1_reg[20]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[20]/Q
                         net (fo=5, routed)           0.066     0.207    src1[20]
    SLICE_X5Y77          FDRE                                         r  src1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src18_reg[3]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[3]/Q
                         net (fo=5, routed)           0.066     0.207    src18[3]
    SLICE_X2Y85          FDRE                                         r  src18_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.472%)  route 0.068ns (31.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE                         0.000     0.000 r  src24_reg[8]/C
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src24_reg[8]/Q
                         net (fo=5, routed)           0.068     0.216    src24[8]
    SLICE_X9Y86          FDRE                                         r  src24_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE                         0.000     0.000 r  src19_reg[15]/C
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src19_reg[15]/Q
                         net (fo=5, routed)           0.060     0.224    src19[15]
    SLICE_X15Y85         FDRE                                         r  src19_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE                         0.000     0.000 r  src18_reg[13]/C
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src18_reg[13]/Q
                         net (fo=5, routed)           0.061     0.225    src18[13]
    SLICE_X13Y84         FDRE                                         r  src18_reg[14]/D
  -------------------------------------------------------------------    -------------------





