Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  2 17:18:42 2025
| Host         : chenjh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cnniot_wrapper_timing_summary_routed.rpt -pb cnniot_wrapper_timing_summary_routed.pb -rpx cnniot_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cnniot_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.422        0.000                      0               123349        0.023        0.000                      0               123349        3.870        0.000                       0                 37668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.422        0.000                      0               123349        0.023        0.000                      0               123349        3.870        0.000                       0                 37668  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 5.412ns (60.771%)  route 3.494ns (39.229%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[10]
                         net (fo=1, routed)           1.019     9.025    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[10]
    SLICE_X55Y62         LUT5 (Prop_lut5_I1_O)        0.105     9.130 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_29/O
                         net (fo=2, routed)           0.385     9.515    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_29_n_2
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.105     9.620 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_6/O
                         net (fo=23, routed)          1.755    11.376    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_6_n_2
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.362    12.345    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/CLKARDCLK
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    11.797    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 5.412ns (60.822%)  route 3.486ns (39.178%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[10]
                         net (fo=1, routed)           1.019     9.025    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[10]
    SLICE_X55Y62         LUT5 (Prop_lut5_I1_O)        0.105     9.130 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_29/O
                         net (fo=2, routed)           0.385     9.515    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_29_n_2
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.105     9.620 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_6/O
                         net (fo=23, routed)          1.748    11.368    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_6_n_2
    RAMB36_X1Y9          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.362    12.345    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    11.797    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 5.412ns (60.884%)  route 3.477ns (39.116%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[4]
                         net (fo=1, routed)           1.029     9.035    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[4]
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.105     9.140 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_38/O
                         net (fo=2, routed)           0.233     9.374    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_38_n_2
    SLICE_X54Y61         LUT5 (Prop_lut5_I4_O)        0.105     9.479 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_12/O
                         net (fo=23, routed)          1.880    11.359    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_12_n_2
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.362    12.345    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/CLKARDCLK
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.797    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 5.412ns (60.914%)  route 3.473ns (39.086%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[14]
                         net (fo=1, routed)           1.101     9.107    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[14]
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.105     9.212 f  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20/O
                         net (fo=2, routed)           0.379     9.590    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20_n_2
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.105     9.695 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2/O
                         net (fo=23, routed)          1.659    11.355    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2_n_2
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.362    12.345    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9/CLKARDCLK
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    11.797    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 5.412ns (61.134%)  route 3.441ns (38.866%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[14]
                         net (fo=1, routed)           1.101     9.107    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[14]
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.105     9.212 f  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20/O
                         net (fo=2, routed)           0.379     9.590    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20_n_2
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.105     9.695 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2/O
                         net (fo=23, routed)          1.627    11.323    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2_n_2
    RAMB36_X1Y9          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.362    12.345    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    11.797    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 0.484ns (5.251%)  route 8.734ns (94.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.230 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.432     2.511    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X64Y70         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.379     2.890 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=32, routed)          8.734    11.624    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[31].lsig_data_slice_reg_reg[31][31][3]
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.105    11.729 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000    11.729    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_in[3]
    SLICE_X34Y33         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.248    12.230    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X34Y33         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/C
                         clock pessimism              0.097    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.076    12.249    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/reg_1053_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/reg_1031_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 3.019ns (32.492%)  route 6.272ns (67.508%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 12.423 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.603     2.682    cnniot_i/main/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  cnniot_i/main/inst/reg_1053_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     3.061 f  cnniot_i/main/inst/reg_1053_reg[29]/Q
                         net (fo=3, routed)           1.079     4.140    cnniot_i/main/inst/reg_1053[29]
    SLICE_X58Y109        LUT5 (Prop_lut5_I2_O)        0.105     4.245 f  cnniot_i/main/inst/reg_1031[0]_i_11/O
                         net (fo=1, routed)           0.643     4.888    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[0]_i_3_1
    SLICE_X61Y107        LUT3 (Prop_lut3_I2_O)        0.123     5.011 f  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[0]_i_7/O
                         net (fo=30, routed)          0.828     5.839    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890_x[29]
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.274     6.113 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_9/O
                         net (fo=7, routed)           0.535     6.648    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_9_n_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I1_O)        0.124     6.772 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[25]_i_6/O
                         net (fo=41, routed)          1.137     7.908    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[25]_i_6_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.267     8.175 f  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[24]_i_7/O
                         net (fo=3, routed)           0.811     8.987    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[24]_i_7_n_2
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.105     9.092 f  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[0]_i_2/O
                         net (fo=2, routed)           0.253     9.345    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[0]_i_2_n_2
    SLICE_X59Y100        LUT6 (Prop_lut6_I5_O)        0.105     9.450 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[4]_i_3/O
                         net (fo=1, routed)           0.535     9.985    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890/p_0_in[0]
    SLICE_X58Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.479 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[4]_i_2_n_2
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.579 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.579    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[8]_i_3_n_2
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.679 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.679    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[12]_i_2_n_2
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.779 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.780    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[16]_i_2_n_2
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.880 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.880    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[20]_i_4_n_2
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.980 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.980    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[24]_i_6_n_2
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.080 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.080    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[28]_i_2_n_2
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.279 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.451    11.729    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890/result_V_1_fu_174_p2[31]
    SLICE_X61Y101        LUT5 (Prop_lut5_I2_O)        0.244    11.973 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_2/O
                         net (fo=1, routed)           0.000    11.973    cnniot_i/main/inst/grp_p_hls_fptosi_float_i_fu_890_ap_return[31]
    SLICE_X61Y101        FDRE                                         r  cnniot_i/main/inst/reg_1031_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.441    12.423    cnniot_i/main/inst/ap_clk
    SLICE_X61Y101        FDRE                                         r  cnniot_i/main/inst/reg_1031_reg[31]/C
                         clock pessimism              0.208    12.631    
                         clock uncertainty           -0.154    12.477    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.030    12.507    cnniot_i/main/inst/reg_1031_reg[31]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/ap_CS_fsm_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/reg_1031_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 2.944ns (31.710%)  route 6.340ns (68.290%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 12.422 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.605     2.684    cnniot_i/main/inst/ap_clk
    SLICE_X62Y116        FDRE                                         r  cnniot_i/main/inst/ap_CS_fsm_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.433     3.117 r  cnniot_i/main/inst/ap_CS_fsm_reg[140]/Q
                         net (fo=35, routed)          1.208     4.325    cnniot_i/main/inst/ap_CS_fsm_reg_n_2_[140]
    SLICE_X58Y123        LUT5 (Prop_lut5_I3_O)        0.105     4.430 r  cnniot_i/main/inst/reg_1031[31]_i_40/O
                         net (fo=2, routed)           0.991     5.421    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_9_3
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.125     5.546 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_28/O
                         net (fo=12, routed)          0.664     6.210    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890_x[24]
    SLICE_X56Y104        LUT5 (Prop_lut5_I3_O)        0.267     6.477 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_39/O
                         net (fo=1, routed)           0.674     7.151    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_39_n_2
    SLICE_X56Y103        LUT3 (Prop_lut3_I0_O)        0.281     7.432 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_21/O
                         net (fo=23, routed)          0.854     8.286    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[31]_i_21_n_2
    SLICE_X57Y100        LUT3 (Prop_lut3_I0_O)        0.267     8.553 f  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[16]_i_10/O
                         net (fo=11, routed)          0.963     9.516    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[16]_i_10_n_2
    SLICE_X60Y102        LUT6 (Prop_lut6_I4_O)        0.105     9.621 f  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[10]_i_2/O
                         net (fo=2, routed)           0.527    10.148    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890/r_V_1_fu_138_p2[34]
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.105    10.253 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[12]_i_6/O
                         net (fo=1, routed)           0.000    10.253    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890/p_0_in[10]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.697 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.697    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[12]_i_2_n_2
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.797 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.798    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[16]_i_2_n_2
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.898 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.898    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[20]_i_4_n_2
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.998 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.998    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[24]_i_6_n_2
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.260 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.458    11.718    cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/grp_p_hls_fptosi_float_i_fu_890/result_V_1_fu_174_p2[28]
    SLICE_X59Y102        LUT4 (Prop_lut4_I2_O)        0.250    11.968 r  cnniot_i/main/inst/Weight_U/cnn_Input_ram_U/reg_1031[28]_i_1/O
                         net (fo=1, routed)           0.000    11.968    cnniot_i/main/inst/grp_p_hls_fptosi_float_i_fu_890_ap_return[28]
    SLICE_X59Y102        FDRE                                         r  cnniot_i/main/inst/reg_1031_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.440    12.422    cnniot_i/main/inst/ap_clk
    SLICE_X59Y102        FDRE                                         r  cnniot_i/main/inst/reg_1031_reg[28]/C
                         clock pessimism              0.208    12.630    
                         clock uncertainty           -0.154    12.476    
    SLICE_X59Y102        FDRE (Setup_fdre_C_D)        0.032    12.508    cnniot_i/main/inst/reg_1031_reg[28]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_26/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 5.412ns (61.453%)  route 3.395ns (38.547%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[9]
                         net (fo=1, routed)           0.810     8.816    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[9]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.105     8.921 f  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.662     9.583    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_30_n_2
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.105     9.688 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_23_i_7/O
                         net (fo=9, routed)           1.589    11.277    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_23_i_7_n_2
    RAMB36_X5Y14         RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_26/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.374    12.356    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_26/CLKARDCLK
                         clock pessimism              0.109    12.465    
                         clock uncertainty           -0.154    12.311    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    11.821    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_26
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 5.412ns (61.869%)  route 3.335ns (38.131%))
  Logic Levels:           5  (DSP48E1=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.391     2.470    cnniot_i/main/inst/ap_clk
    SLICE_X35Y57         FDRE                                         r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  cnniot_i/main/inst/icmp_ln207_reg_2905_reg[0]_replica/Q
                         net (fo=7, routed)           0.330     3.179    cnniot_i/main/inst/icmp_ln207_reg_2905_repN
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_OPMODE[4]_PCOUT[47])
                                                      2.114     5.293 r  cnniot_i/main/inst/mul_ln222_3_reg_2895_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.295    cnniot_i/main/inst/mul_ln222_3_reg_2895_reg_n_108
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.733 r  cnniot_i/main/inst/mul_ln222_6_reg_2971_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     6.735    cnniot_i/main/inst/mul_ln222_6_reg_2971_reg_n_108
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.271     8.006 r  cnniot_i/main/inst/add_ln222_1_fu_1855_p2/P[14]
                         net (fo=1, routed)           1.101     9.107    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/P[14]
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.105     9.212 f  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20/O
                         net (fo=2, routed)           0.379     9.590    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_20_n_2
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.105     9.695 r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2/O
                         net (fo=23, routed)          1.522    11.217    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_0_i_2_n_2
    RAMB36_X3Y5          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       1.327    12.310    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.097    12.406    
                         clock uncertainty           -0.154    12.252    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    11.762    cnniot_i/main/inst/Input_U/cnn_Input_ram_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[29].lsig_data_slice_reg_reg[29][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.838%)  route 0.193ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.581     0.917    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X55Y7          FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[29].lsig_data_slice_reg_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.128     1.045 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[29].lsig_data_slice_reg_reg[29][4]/Q
                         net (fo=1, routed)           0.193     1.238    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[932]
    RAMB36_X3Y1          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.889     1.255    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y1          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKBWRCLK
                         clock pessimism             -0.282     0.972    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.243     1.215    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cnniot_i/main/inst/idx_6_reg_3098_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/main/inst/idx14_0_reg_809_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.689     1.025    cnniot_i/main/inst/ap_clk
    SLICE_X92Y100        FDRE                                         r  cnniot_i/main/inst/idx_6_reg_3098_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  cnniot_i/main/inst/idx_6_reg_3098_reg[13]/Q
                         net (fo=1, routed)           0.115     1.304    cnniot_i/main/inst/idx_6_reg_3098[13]
    SLICE_X93Y99         FDRE                                         r  cnniot_i/main/inst/idx14_0_reg_809_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.877     1.243    cnniot_i/main/inst/ap_clk
    SLICE_X93Y99         FDRE                                         r  cnniot_i/main/inst/idx14_0_reg_809_reg[13]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y99         FDRE (Hold_fdre_C_D)         0.072     1.280    cnniot_i/main/inst/idx14_0_reg_809_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1732]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.312%)  route 0.215ns (56.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.594     0.929    cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y10          FDRE                                         r  cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1732]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.094 r  cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1732]/Q
                         net (fo=1, routed)           0.215     1.308    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[673]
    RAMB36_X0Y2          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.902     1.268    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKBWRCLK
                         clock pessimism             -0.283     0.984    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296     1.280    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.642%)  route 0.204ns (52.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.584     0.920    cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/s_sc_aclk
    SLICE_X59Y49         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[1]/Q
                         net (fo=6, routed)           0.204     1.265    cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[3]_0[1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.310 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.310    cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/p_0_in__0[2]
    SLICE_X59Y50         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.848     1.214    cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/s_sc_aclk
    SLICE_X59Y50         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[2]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.092     1.276    cnniot_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.250ns (58.333%)  route 0.179ns (41.667%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.545     0.881    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y72         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.179     1.200    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg_n_0_[15]
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.245 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[12]_i_2/O
                         net (fo=1, routed)           0.000     1.245    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[12]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.309 r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.309    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]_i_1_n_4
    SLICE_X50Y70         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.809     1.175    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y70         FDRE                                         r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     1.274    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1602]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.604%)  route 0.244ns (63.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.563     0.899    cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y7          FDRE                                         r  cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1602]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  cnniot_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1602]/Q
                         net (fo=1, routed)           0.244     1.284    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[543]
    RAMB36_X2Y2          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.867     1.233    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E1                                     r  cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKBWRCLK
                         clock pessimism             -0.280     0.952    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.248    cnniot_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][4][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.612     0.948    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X3Y24          FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][4][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.089 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][4][userdata][2]/Q
                         net (fo=1, routed)           0.055     1.144    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X2Y24          RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.879     1.245    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X2Y24          RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.961    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.108    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.589     0.924    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X13Y31         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][0]/Q
                         net (fo=1, routed)           0.055     1.121    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X12Y31         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.856     1.222    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X12Y31         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X12Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][32][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.557     0.892    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y18         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][32][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][32][userdata][0]/Q
                         net (fo=1, routed)           0.055     1.089    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X32Y18         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.821     1.187    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X32Y18         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][27][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.548     0.884    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X51Y21         FDRE                                         r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][27][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][27][userdata][4]/Q
                         net (fo=1, routed)           0.055     1.080    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X50Y21         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnniot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnniot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37682, routed)       0.813     1.179    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X50Y21         RAMD32                                       r  cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X50Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    cnniot_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cnniot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X2Y31   cnniot_i/main/inst/mul_ln132_fu_1419_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X4Y17   cnniot_i/main/inst/mul_ln195_reg_2832_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X4Y20   cnniot_i/main/inst/mul_ln222_5_fu_1781_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X4Y25   cnniot_i/main/inst/mul_ln199_reg_2817_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X3Y33   cnniot_i/main/inst/mul_ln243_reg_2827_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X3Y17   cnniot_i/main/inst/mul_ln195_reg_2832_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X4Y18   cnniot_i/main/inst/mul_ln222_1_fu_1670_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X4Y28   cnniot_i/main/inst/mul_ln99_1_fu_1163_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X3Y36   cnniot_i/main/inst/mul_ln112_fu_1233_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X2Y30   cnniot_i/main/inst/mul_ln135_fu_1274_p2/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X38Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X38Y61  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y56  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y58  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X34Y58  cnniot_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



