###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =       910175   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       734038   # Number of read row buffer hits
num_read_cmds                  =       910172   # Number of READ/READP commands
num_writes_done                =          369   # Number of read requests issued
num_write_row_hits             =          279   # Number of write row buffer hits
num_act_cmds                   =       176840   # Number of ACT commands
num_pre_cmds                   =       176826   # Number of PRE commands
num_ondemand_pres              =       164870   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9368658   # Cyles of rank active rank.0
rank_active_cycles.1           =      9075633   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       631342   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       924367   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       842113   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17705   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9293   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8286   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3377   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2717   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3419   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4655   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          871   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          274   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17895   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            5   # Write cmd latency (cycles)
write_latency[140-159]         =           10   # Write cmd latency (cycles)
write_latency[160-179]         =           18   # Write cmd latency (cycles)
write_latency[180-199]         =            7   # Write cmd latency (cycles)
write_latency[200-]            =          322   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       302796   # Read request latency (cycles)
read_latency[40-59]            =       108426   # Read request latency (cycles)
read_latency[60-79]            =       104861   # Read request latency (cycles)
read_latency[80-99]            =        58724   # Read request latency (cycles)
read_latency[100-119]          =        47921   # Read request latency (cycles)
read_latency[120-139]          =        43554   # Read request latency (cycles)
read_latency[140-159]          =        31768   # Read request latency (cycles)
read_latency[160-179]          =        25635   # Read request latency (cycles)
read_latency[180-199]          =        21410   # Read request latency (cycles)
read_latency[200-]             =       165072   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  3.66981e+09   # Read energy
act_energy                     =  4.83834e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.03044e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.43696e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84604e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66319e+09   # Active standby energy rank.1
average_read_latency           =      135.151   # Average read request latency (cycles)
average_interarrival           =      10.9816   # Average request interarrival latency (cycles)
total_energy                   =  1.71161e+10   # Total energy (pJ)
average_power                  =      1711.61   # Average power (mW)
average_bandwidth              =      7.76998   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =       941560   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       832860   # Number of read row buffer hits
num_read_cmds                  =       941559   # Number of READ/READP commands
num_writes_done                =          498   # Number of read requests issued
num_write_row_hits             =          395   # Number of write row buffer hits
num_act_cmds                   =       109189   # Number of ACT commands
num_pre_cmds                   =       109169   # Number of PRE commands
num_ondemand_pres              =        94658   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9211924   # Cyles of rank active rank.0
rank_active_cycles.1           =      9173759   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       788076   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       826241   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       872648   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18255   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9968   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7863   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3503   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2808   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3511   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4536   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          950   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          280   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            5   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            7   # Write cmd latency (cycles)
write_latency[180-199]         =            9   # Write cmd latency (cycles)
write_latency[200-]            =          466   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       358287   # Read request latency (cycles)
read_latency[40-59]            =       130597   # Read request latency (cycles)
read_latency[60-79]            =        91288   # Read request latency (cycles)
read_latency[80-99]            =        55330   # Read request latency (cycles)
read_latency[100-119]          =        42916   # Read request latency (cycles)
read_latency[120-139]          =        38768   # Read request latency (cycles)
read_latency[140-159]          =        28510   # Read request latency (cycles)
read_latency[160-179]          =        23072   # Read request latency (cycles)
read_latency[180-199]          =        19258   # Read request latency (cycles)
read_latency[200-]             =       153528   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  3.79637e+09   # Read energy
act_energy                     =  2.98741e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.78276e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96596e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74824e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72443e+09   # Active standby energy rank.1
average_read_latency           =      131.303   # Average read request latency (cycles)
average_interarrival           =      10.6142   # Average request interarrival latency (cycles)
total_energy                   =  1.70497e+10   # Total energy (pJ)
average_power                  =      1704.97   # Average power (mW)
average_bandwidth              =      8.03889   # Average bandwidth
