\hypertarget{structbfin__uart__channel__t}{}\section{bfin\+\_\+uart\+\_\+channel\+\_\+t Struct Reference}
\label{structbfin__uart__channel__t}\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}


{\ttfamily \#include $<$uart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structbfin__uart__channel__t_a7d478f6143405bdf488c192ce010480f}\label{structbfin__uart__channel__t_a7d478f6143405bdf488c192ce010480f}} 
const char $\ast$ {\bfseries name}
\item 
uint32\+\_\+t \mbox{\hyperlink{structbfin__uart__channel__t_a4644ac8746ce466df6812477b1577809}{uart\+\_\+base\+Address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structbfin__uart__channel__t_a75011802d6b312e5e720117214cb1240}{uart\+\_\+rx\+Dma\+Base\+Address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structbfin__uart__channel__t_ae1f330b7a26eaeef02c880aa1d67ed69}{uart\+\_\+tx\+Dma\+Base\+Address}}
\item 
bool \mbox{\hyperlink{structbfin__uart__channel__t_a3c3737ae8ae9c93227a9b78cc8743ac7}{uart\+\_\+use\+Interrupts}}
\item 
bool \mbox{\hyperlink{structbfin__uart__channel__t_a93ab0770ccb5d57bafff5c2ab73df07b}{uart\+\_\+use\+Dma}}
\item 
int \mbox{\hyperlink{structbfin__uart__channel__t_a951638b90df768b69af5e4fd9c1c3102}{uart\+\_\+baud}}
\item 
void $\ast$ \mbox{\hyperlink{structbfin__uart__channel__t_a418e151962d9775acda7e73482ad65c8}{termios}}
\item 
uint8\+\_\+t volatile \mbox{\hyperlink{structbfin__uart__channel__t_a622610a82bb33a93ddd1d30216fc92e7}{flags}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structbfin__uart__channel__t_a2976fe257de027d8cf5616ef2862e26e}{length}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
bfin\+\_\+uart\+\_\+channel object 

\subsection{Field Documentation}
\mbox{\Hypertarget{structbfin__uart__channel__t_a622610a82bb33a93ddd1d30216fc92e7}\label{structbfin__uart__channel__t_a622610a82bb33a93ddd1d30216fc92e7}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!flags@{flags}}
\index{flags@{flags}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{flags}{flags}}
{\footnotesize\ttfamily uint8\+\_\+t volatile bfin\+\_\+uart\+\_\+channel\+\_\+t\+::flags}

termios associated \mbox{\Hypertarget{structbfin__uart__channel__t_a2976fe257de027d8cf5616ef2862e26e}\label{structbfin__uart__channel__t_a2976fe257de027d8cf5616ef2862e26e}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!length@{length}}
\index{length@{length}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{length}{length}}
{\footnotesize\ttfamily uint16\+\_\+t bfin\+\_\+uart\+\_\+channel\+\_\+t\+::length}

flags for internal use \mbox{\Hypertarget{structbfin__uart__channel__t_a418e151962d9775acda7e73482ad65c8}\label{structbfin__uart__channel__t_a418e151962d9775acda7e73482ad65c8}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!termios@{termios}}
\index{termios@{termios}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{termios}{termios}}
{\footnotesize\ttfamily void$\ast$ bfin\+\_\+uart\+\_\+channel\+\_\+t\+::termios}

baud rate, 0 for default \mbox{\Hypertarget{structbfin__uart__channel__t_a4644ac8746ce466df6812477b1577809}\label{structbfin__uart__channel__t_a4644ac8746ce466df6812477b1577809}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_baseAddress@{uart\_baseAddress}}
\index{uart\_baseAddress@{uart\_baseAddress}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_baseAddress}{uart\_baseAddress}}
{\footnotesize\ttfamily uint32\+\_\+t bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+base\+Address}

Holds name of the device \mbox{\Hypertarget{structbfin__uart__channel__t_a951638b90df768b69af5e4fd9c1c3102}\label{structbfin__uart__channel__t_a951638b90df768b69af5e4fd9c1c3102}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_baud@{uart\_baud}}
\index{uart\_baud@{uart\_baud}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_baud}{uart\_baud}}
{\footnotesize\ttfamily int bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+baud}

is dma used \mbox{\Hypertarget{structbfin__uart__channel__t_a75011802d6b312e5e720117214cb1240}\label{structbfin__uart__channel__t_a75011802d6b312e5e720117214cb1240}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_rxDmaBaseAddress@{uart\_rxDmaBaseAddress}}
\index{uart\_rxDmaBaseAddress@{uart\_rxDmaBaseAddress}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_rxDmaBaseAddress}{uart\_rxDmaBaseAddress}}
{\footnotesize\ttfamily uint32\+\_\+t bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+rx\+Dma\+Base\+Address}

U\+A\+RT base address \mbox{\Hypertarget{structbfin__uart__channel__t_ae1f330b7a26eaeef02c880aa1d67ed69}\label{structbfin__uart__channel__t_ae1f330b7a26eaeef02c880aa1d67ed69}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_txDmaBaseAddress@{uart\_txDmaBaseAddress}}
\index{uart\_txDmaBaseAddress@{uart\_txDmaBaseAddress}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_txDmaBaseAddress}{uart\_txDmaBaseAddress}}
{\footnotesize\ttfamily uint32\+\_\+t bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+tx\+Dma\+Base\+Address}

RX D\+MA base address \mbox{\Hypertarget{structbfin__uart__channel__t_a93ab0770ccb5d57bafff5c2ab73df07b}\label{structbfin__uart__channel__t_a93ab0770ccb5d57bafff5c2ab73df07b}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_useDma@{uart\_useDma}}
\index{uart\_useDma@{uart\_useDma}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_useDma}{uart\_useDma}}
{\footnotesize\ttfamily bool bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+use\+Dma}

are interrupts used \mbox{\Hypertarget{structbfin__uart__channel__t_a3c3737ae8ae9c93227a9b78cc8743ac7}\label{structbfin__uart__channel__t_a3c3737ae8ae9c93227a9b78cc8743ac7}} 
\index{bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}!uart\_useInterrupts@{uart\_useInterrupts}}
\index{uart\_useInterrupts@{uart\_useInterrupts}!bfin\_uart\_channel\_t@{bfin\_uart\_channel\_t}}
\subsubsection{\texorpdfstring{uart\_useInterrupts}{uart\_useInterrupts}}
{\footnotesize\ttfamily bool bfin\+\_\+uart\+\_\+channel\+\_\+t\+::uart\+\_\+use\+Interrupts}

TX D\+MA base address 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/bfin/include/libcpu/uart.\+h\end{DoxyCompactItemize}
