INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/Verticle_Partition_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Verticle_Partition_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/andoperation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andoperation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/dividor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dividor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/leftshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftshift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/modolu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modolu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/rightshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rightshift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/16_Bit_ALU/16_Bit_ALU.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Simple
