!Device
manufacturer: Freescale Semiconductor, Inc.
part_number: MK82F25615
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FTFA_FlashConfig
  description: Flash configuration field
  base_addr: 0x400
  size: 0xe
  registers:
  - !Register
    name: BACKKEY3
    addr: 0x0
    size_bits: 8
    description: Backdoor Comparison Key 3.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY2
    addr: 0x1
    size_bits: 8
    description: Backdoor Comparison Key 2.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY1
    addr: 0x2
    size_bits: 8
    description: Backdoor Comparison Key 1.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY0
    addr: 0x3
    size_bits: 8
    description: Backdoor Comparison Key 0.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY7
    addr: 0x4
    size_bits: 8
    description: Backdoor Comparison Key 7.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY6
    addr: 0x5
    size_bits: 8
    description: Backdoor Comparison Key 6.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY5
    addr: 0x6
    size_bits: 8
    description: Backdoor Comparison Key 5.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY4
    addr: 0x7
    size_bits: 8
    description: Backdoor Comparison Key 4.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT3
    addr: 0x8
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT2
    addr: 0x9
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT1
    addr: 0xa
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT0
    addr: 0xb
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSEC
    addr: 0xc
    size_bits: 8
    description: Non-volatile Flash Security Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0xd
    size_bits: 8
    description: Non-volatile Flash Option Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x3d
    fields:
    - !Field
      name: LPBOOT
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: BOOTPIN_OPT
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: NMI_DIS
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: FAST_INIT
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: BOOTSRC_SEL
      bit_offset: 6
      bit_width: 2
      description: Boot source selection
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        2: '10'
        3: '11'
- !Module
  name: AIPS0
  description: AIPS-Lite Bridge
  base_addr: 0x40000000
  size: 0x70
  registers:
  - !Register
    name: MPRA
    addr: 0x0
    size_bits: 32
    description: Master Privilege Register A
    read_allowed: true
    write_allowed: true
    reset_value: 0x77700000
    fields:
    - !Field
      name: MPL4
      bit_offset: 12
      bit_width: 1
      description: Master 4 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW4
      bit_offset: 13
      bit_width: 1
      description: Master 4 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR4
      bit_offset: 14
      bit_width: 1
      description: Master 4 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL3
      bit_offset: 16
      bit_width: 1
      description: Master 3 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW3
      bit_offset: 17
      bit_width: 1
      description: Master 3 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR3
      bit_offset: 18
      bit_width: 1
      description: Master 3 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL2
      bit_offset: 20
      bit_width: 1
      description: Master 2 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW2
      bit_offset: 21
      bit_width: 1
      description: Master 2 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR2
      bit_offset: 22
      bit_width: 1
      description: Master 2 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL1
      bit_offset: 24
      bit_width: 1
      description: Master 1 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW1
      bit_offset: 25
      bit_width: 1
      description: Master 1 Trusted for Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR1
      bit_offset: 26
      bit_width: 1
      description: Master 1 Trusted for Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL0
      bit_offset: 28
      bit_width: 1
      description: Master 0 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW0
      bit_offset: 29
      bit_width: 1
      description: Master 0 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR0
      bit_offset: 30
      bit_width: 1
      description: Master 0 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRA
    addr: 0x20
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40004000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRB
    addr: 0x24
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44004404
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRC
    addr: 0x28
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRD
    addr: 0x2c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRE
    addr: 0x40
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44000000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRF
    addr: 0x44
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4404
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRG
    addr: 0x48
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400444
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRH
    addr: 0x4c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44440444
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRI
    addr: 0x50
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44004404
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRJ
    addr: 0x54
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444400
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRK
    addr: 0x58
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRL
    addr: 0x5c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRM
    addr: 0x60
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4404444
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRN
    addr: 0x64
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRO
    addr: 0x68
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x444000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRP
    addr: 0x6c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: AIPS1
  description: AIPS-Lite Bridge
  base_addr: 0x40080000
  size: 0x70
  registers:
  - !Register
    name: MPRA
    addr: 0x0
    size_bits: 32
    description: Master Privilege Register A
    read_allowed: true
    write_allowed: true
    reset_value: 0x77700000
    fields:
    - !Field
      name: MPL4
      bit_offset: 12
      bit_width: 1
      description: Master 4 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW4
      bit_offset: 13
      bit_width: 1
      description: Master 4 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR4
      bit_offset: 14
      bit_width: 1
      description: Master 4 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL3
      bit_offset: 16
      bit_width: 1
      description: Master 3 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW3
      bit_offset: 17
      bit_width: 1
      description: Master 3 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR3
      bit_offset: 18
      bit_width: 1
      description: Master 3 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL2
      bit_offset: 20
      bit_width: 1
      description: Master 2 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW2
      bit_offset: 21
      bit_width: 1
      description: Master 2 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR2
      bit_offset: 22
      bit_width: 1
      description: Master 2 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL1
      bit_offset: 24
      bit_width: 1
      description: Master 1 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW1
      bit_offset: 25
      bit_width: 1
      description: Master 1 Trusted for Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR1
      bit_offset: 26
      bit_width: 1
      description: Master 1 Trusted for Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPL0
      bit_offset: 28
      bit_width: 1
      description: Master 0 Privilege Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTW0
      bit_offset: 29
      bit_width: 1
      description: Master 0 Trusted For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTR0
      bit_offset: 30
      bit_width: 1
      description: Master 0 Trusted For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRA
    addr: 0x20
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40000000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRB
    addr: 0x24
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRC
    addr: 0x28
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRD
    addr: 0x2c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRE
    addr: 0x40
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40000000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRF
    addr: 0x44
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRG
    addr: 0x48
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRH
    addr: 0x4c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44000000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRI
    addr: 0x50
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4444
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRJ
    addr: 0x54
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4404000
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRK
    addr: 0x58
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4440
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRL
    addr: 0x5c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400004
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRM
    addr: 0x60
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRN
    addr: 0x64
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRO
    addr: 0x68
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRP
    addr: 0x6c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TP7
      bit_offset: 0
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP7
      bit_offset: 1
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP7
      bit_offset: 2
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP6
      bit_offset: 4
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP6
      bit_offset: 5
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP6
      bit_offset: 6
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP5
      bit_offset: 8
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP5
      bit_offset: 9
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP5
      bit_offset: 10
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP4
      bit_offset: 12
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP4
      bit_offset: 13
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP4
      bit_offset: 14
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP3
      bit_offset: 16
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP3
      bit_offset: 17
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP3
      bit_offset: 18
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP2
      bit_offset: 20
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP2
      bit_offset: 21
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP2
      bit_offset: 22
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP1
      bit_offset: 24
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP1
      bit_offset: 25
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP1
      bit_offset: 26
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TP0
      bit_offset: 28
      bit_width: 1
      description: Trusted Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP0
      bit_offset: 29
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SP0
      bit_offset: 30
      bit_width: 1
      description: Supervisor Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: AXBS
  description: Crossbar switch
  base_addr: 0x40004000
  size: 0xc04
  registers:
  - !Register
    name: PRS0
    addr: 0x0
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS1
    addr: 0x100
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS2
    addr: 0x200
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS3
    addr: 0x300
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS4
    addr: 0x400
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: PRS5
    addr: 0x500
    size_bits: 32
    description: Priority Registers Slave
    read_allowed: true
    write_allowed: true
    reset_value: 0x43210
    fields:
    - !Field
      name: M0
      bit_offset: 0
      bit_width: 3
      description: Master 0 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M1
      bit_offset: 4
      bit_width: 3
      description: Master 1 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M2
      bit_offset: 8
      bit_width: 3
      description: Master 2 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M3
      bit_offset: 12
      bit_width: 3
      description: Master 3 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: M4
      bit_offset: 16
      bit_width: 3
      description: Master 4 Priority. Sets the arbitration priority for this port
        on the associated slave port.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CRS0
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS1
    addr: 0x110
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS2
    addr: 0x210
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS3
    addr: 0x310
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS4
    addr: 0x410
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRS5
    addr: 0x510
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PARK
      bit_offset: 0
      bit_width: 3
      description: Park
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PCTL
      bit_offset: 4
      bit_width: 2
      description: Parking Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: ARB
      bit_offset: 8
      bit_width: 2
      description: Arbitration Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: HLP
      bit_offset: 30
      bit_width: 1
      description: Halt Low Priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MGPCR0
    addr: 0x800
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR1
    addr: 0x900
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR2
    addr: 0xa00
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR3
    addr: 0xb00
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
  - !Register
    name: MGPCR4
    addr: 0xc00
    size_bits: 32
    description: Master General Purpose Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AULB
      bit_offset: 0
      bit_width: 3
      description: Arbitrates On Undefined Length Bursts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
- !Module
  name: DMA
  description: Enhanced direct memory access controller
  base_addr: 0x40008000
  size: 0x1400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: EDBG
      bit_offset: 1
      bit_width: 1
      description: Enable Debug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCA
      bit_offset: 2
      bit_width: 1
      description: Enable Round Robin Channel Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERGA
      bit_offset: 3
      bit_width: 1
      description: Enable Round Robin Group Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOE
      bit_offset: 4
      bit_width: 1
      description: Halt On Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 5
      bit_width: 1
      description: Halt DMA Operations
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLM
      bit_offset: 6
      bit_width: 1
      description: Continuous Link Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMLM
      bit_offset: 7
      bit_width: 1
      description: Enable Minor Loop Mapping
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GRP0PRI
      bit_offset: 8
      bit_width: 1
      description: Channel Group 0 Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRP1PRI
      bit_offset: 10
      bit_width: 1
      description: Channel Group 1 Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Error Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX
      bit_offset: 17
      bit_width: 1
      description: Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ES
    addr: 0x4
    size_bits: 32
    description: Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DBE
      bit_offset: 0
      bit_width: 1
      description: Destination Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBE
      bit_offset: 1
      bit_width: 1
      description: Source Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SGE
      bit_offset: 2
      bit_width: 1
      description: Scatter/Gather Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NCE
      bit_offset: 3
      bit_width: 1
      description: NBYTES/CITER Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOE
      bit_offset: 4
      bit_width: 1
      description: Destination Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAE
      bit_offset: 5
      bit_width: 1
      description: Destination Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOE
      bit_offset: 6
      bit_width: 1
      description: Source Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAE
      bit_offset: 7
      bit_width: 1
      description: Source Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRCHN
      bit_offset: 8
      bit_width: 5
      description: Error Channel Number or Canceled Channel Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: CPE
      bit_offset: 14
      bit_width: 1
      description: Channel Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPE
      bit_offset: 15
      bit_width: 1
      description: Group Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Transfer Canceled
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VLD
      bit_offset: 31
      bit_width: 1
      description: Logical OR of all ERR status bits
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERQ
    addr: 0xc
    size_bits: 32
    description: Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERQ0
      bit_offset: 0
      bit_width: 1
      description: Enable DMA Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ1
      bit_offset: 1
      bit_width: 1
      description: Enable DMA Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ2
      bit_offset: 2
      bit_width: 1
      description: Enable DMA Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ3
      bit_offset: 3
      bit_width: 1
      description: Enable DMA Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ4
      bit_offset: 4
      bit_width: 1
      description: Enable DMA Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ5
      bit_offset: 5
      bit_width: 1
      description: Enable DMA Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ6
      bit_offset: 6
      bit_width: 1
      description: Enable DMA Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ7
      bit_offset: 7
      bit_width: 1
      description: Enable DMA Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ8
      bit_offset: 8
      bit_width: 1
      description: Enable DMA Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ9
      bit_offset: 9
      bit_width: 1
      description: Enable DMA Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ10
      bit_offset: 10
      bit_width: 1
      description: Enable DMA Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ11
      bit_offset: 11
      bit_width: 1
      description: Enable DMA Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ12
      bit_offset: 12
      bit_width: 1
      description: Enable DMA Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ13
      bit_offset: 13
      bit_width: 1
      description: Enable DMA Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ14
      bit_offset: 14
      bit_width: 1
      description: Enable DMA Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ15
      bit_offset: 15
      bit_width: 1
      description: Enable DMA Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ16
      bit_offset: 16
      bit_width: 1
      description: Enable DMA Request 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ17
      bit_offset: 17
      bit_width: 1
      description: Enable DMA Request 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ18
      bit_offset: 18
      bit_width: 1
      description: Enable DMA Request 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ19
      bit_offset: 19
      bit_width: 1
      description: Enable DMA Request 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ20
      bit_offset: 20
      bit_width: 1
      description: Enable DMA Request 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ21
      bit_offset: 21
      bit_width: 1
      description: Enable DMA Request 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ22
      bit_offset: 22
      bit_width: 1
      description: Enable DMA Request 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ23
      bit_offset: 23
      bit_width: 1
      description: Enable DMA Request 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ24
      bit_offset: 24
      bit_width: 1
      description: Enable DMA Request 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ25
      bit_offset: 25
      bit_width: 1
      description: Enable DMA Request 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ26
      bit_offset: 26
      bit_width: 1
      description: Enable DMA Request 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ27
      bit_offset: 27
      bit_width: 1
      description: Enable DMA Request 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ28
      bit_offset: 28
      bit_width: 1
      description: Enable DMA Request 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ29
      bit_offset: 29
      bit_width: 1
      description: Enable DMA Request 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ30
      bit_offset: 30
      bit_width: 1
      description: Enable DMA Request 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ31
      bit_offset: 31
      bit_width: 1
      description: Enable DMA Request 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EEI
    addr: 0x14
    size_bits: 32
    description: Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EEI0
      bit_offset: 0
      bit_width: 1
      description: Enable Error Interrupt 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI1
      bit_offset: 1
      bit_width: 1
      description: Enable Error Interrupt 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI2
      bit_offset: 2
      bit_width: 1
      description: Enable Error Interrupt 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI3
      bit_offset: 3
      bit_width: 1
      description: Enable Error Interrupt 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI4
      bit_offset: 4
      bit_width: 1
      description: Enable Error Interrupt 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI5
      bit_offset: 5
      bit_width: 1
      description: Enable Error Interrupt 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI6
      bit_offset: 6
      bit_width: 1
      description: Enable Error Interrupt 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI7
      bit_offset: 7
      bit_width: 1
      description: Enable Error Interrupt 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI8
      bit_offset: 8
      bit_width: 1
      description: Enable Error Interrupt 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI9
      bit_offset: 9
      bit_width: 1
      description: Enable Error Interrupt 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI10
      bit_offset: 10
      bit_width: 1
      description: Enable Error Interrupt 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI11
      bit_offset: 11
      bit_width: 1
      description: Enable Error Interrupt 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI12
      bit_offset: 12
      bit_width: 1
      description: Enable Error Interrupt 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI13
      bit_offset: 13
      bit_width: 1
      description: Enable Error Interrupt 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI14
      bit_offset: 14
      bit_width: 1
      description: Enable Error Interrupt 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI15
      bit_offset: 15
      bit_width: 1
      description: Enable Error Interrupt 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI16
      bit_offset: 16
      bit_width: 1
      description: Enable Error Interrupt 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI17
      bit_offset: 17
      bit_width: 1
      description: Enable Error Interrupt 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI18
      bit_offset: 18
      bit_width: 1
      description: Enable Error Interrupt 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI19
      bit_offset: 19
      bit_width: 1
      description: Enable Error Interrupt 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI20
      bit_offset: 20
      bit_width: 1
      description: Enable Error Interrupt 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI21
      bit_offset: 21
      bit_width: 1
      description: Enable Error Interrupt 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI22
      bit_offset: 22
      bit_width: 1
      description: Enable Error Interrupt 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI23
      bit_offset: 23
      bit_width: 1
      description: Enable Error Interrupt 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI24
      bit_offset: 24
      bit_width: 1
      description: Enable Error Interrupt 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI25
      bit_offset: 25
      bit_width: 1
      description: Enable Error Interrupt 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI26
      bit_offset: 26
      bit_width: 1
      description: Enable Error Interrupt 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI27
      bit_offset: 27
      bit_width: 1
      description: Enable Error Interrupt 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI28
      bit_offset: 28
      bit_width: 1
      description: Enable Error Interrupt 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI29
      bit_offset: 29
      bit_width: 1
      description: Enable Error Interrupt 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI30
      bit_offset: 30
      bit_width: 1
      description: Enable Error Interrupt 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI31
      bit_offset: 31
      bit_width: 1
      description: Enable Error Interrupt 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CEEI
    addr: 0x18
    size_bits: 8
    description: Clear Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CEEI
      bit_offset: 0
      bit_width: 5
      description: Clear Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEE
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SEEI
    addr: 0x19
    size_bits: 8
    description: Set Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SEEI
      bit_offset: 0
      bit_width: 5
      description: Set Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAEE
      bit_offset: 6
      bit_width: 1
      description: Sets All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERQ
    addr: 0x1a
    size_bits: 8
    description: Clear Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERQ
      bit_offset: 0
      bit_width: 5
      description: Clear Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAER
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SERQ
    addr: 0x1b
    size_bits: 8
    description: Set Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERQ
      bit_offset: 0
      bit_width: 5
      description: Set Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAER
      bit_offset: 6
      bit_width: 1
      description: Set All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CDNE
    addr: 0x1c
    size_bits: 8
    description: Clear DONE Status Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CDNE
      bit_offset: 0
      bit_width: 5
      description: Clear DONE Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: CADN
      bit_offset: 6
      bit_width: 1
      description: Clears All DONE Bits
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRT
    addr: 0x1d
    size_bits: 8
    description: Set START Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SSRT
      bit_offset: 0
      bit_width: 5
      description: Set START Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAST
      bit_offset: 6
      bit_width: 1
      description: Set All START Bits (activates all channels)
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERR
    addr: 0x1e
    size_bits: 8
    description: Clear Error Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERR
      bit_offset: 0
      bit_width: 5
      description: Clear Error Indicator
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEI
      bit_offset: 6
      bit_width: 1
      description: Clear All Error Indicators
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CINT
    addr: 0x1f
    size_bits: 8
    description: Clear Interrupt Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CINT
      bit_offset: 0
      bit_width: 5
      description: Clear Interrupt Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAIR
      bit_offset: 6
      bit_width: 1
      description: Clear All Interrupt Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT
    addr: 0x24
    size_bits: 32
    description: Interrupt Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT0
      bit_offset: 0
      bit_width: 1
      description: Interrupt Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT1
      bit_offset: 1
      bit_width: 1
      description: Interrupt Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT2
      bit_offset: 2
      bit_width: 1
      description: Interrupt Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT3
      bit_offset: 3
      bit_width: 1
      description: Interrupt Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT4
      bit_offset: 4
      bit_width: 1
      description: Interrupt Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT5
      bit_offset: 5
      bit_width: 1
      description: Interrupt Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT6
      bit_offset: 6
      bit_width: 1
      description: Interrupt Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT7
      bit_offset: 7
      bit_width: 1
      description: Interrupt Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT8
      bit_offset: 8
      bit_width: 1
      description: Interrupt Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT9
      bit_offset: 9
      bit_width: 1
      description: Interrupt Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT10
      bit_offset: 10
      bit_width: 1
      description: Interrupt Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT11
      bit_offset: 11
      bit_width: 1
      description: Interrupt Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT12
      bit_offset: 12
      bit_width: 1
      description: Interrupt Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT13
      bit_offset: 13
      bit_width: 1
      description: Interrupt Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT14
      bit_offset: 14
      bit_width: 1
      description: Interrupt Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT15
      bit_offset: 15
      bit_width: 1
      description: Interrupt Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT16
      bit_offset: 16
      bit_width: 1
      description: Interrupt Request 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT17
      bit_offset: 17
      bit_width: 1
      description: Interrupt Request 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT18
      bit_offset: 18
      bit_width: 1
      description: Interrupt Request 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT19
      bit_offset: 19
      bit_width: 1
      description: Interrupt Request 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT20
      bit_offset: 20
      bit_width: 1
      description: Interrupt Request 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT21
      bit_offset: 21
      bit_width: 1
      description: Interrupt Request 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT22
      bit_offset: 22
      bit_width: 1
      description: Interrupt Request 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT23
      bit_offset: 23
      bit_width: 1
      description: Interrupt Request 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT24
      bit_offset: 24
      bit_width: 1
      description: Interrupt Request 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT25
      bit_offset: 25
      bit_width: 1
      description: Interrupt Request 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT26
      bit_offset: 26
      bit_width: 1
      description: Interrupt Request 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT27
      bit_offset: 27
      bit_width: 1
      description: Interrupt Request 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT28
      bit_offset: 28
      bit_width: 1
      description: Interrupt Request 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT29
      bit_offset: 29
      bit_width: 1
      description: Interrupt Request 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT30
      bit_offset: 30
      bit_width: 1
      description: Interrupt Request 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT31
      bit_offset: 31
      bit_width: 1
      description: Interrupt Request 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERR
    addr: 0x2c
    size_bits: 32
    description: Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR0
      bit_offset: 0
      bit_width: 1
      description: Error In Channel 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR1
      bit_offset: 1
      bit_width: 1
      description: Error In Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR2
      bit_offset: 2
      bit_width: 1
      description: Error In Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR3
      bit_offset: 3
      bit_width: 1
      description: Error In Channel 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR4
      bit_offset: 4
      bit_width: 1
      description: Error In Channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR5
      bit_offset: 5
      bit_width: 1
      description: Error In Channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR6
      bit_offset: 6
      bit_width: 1
      description: Error In Channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR7
      bit_offset: 7
      bit_width: 1
      description: Error In Channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR8
      bit_offset: 8
      bit_width: 1
      description: Error In Channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR9
      bit_offset: 9
      bit_width: 1
      description: Error In Channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR10
      bit_offset: 10
      bit_width: 1
      description: Error In Channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR11
      bit_offset: 11
      bit_width: 1
      description: Error In Channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR12
      bit_offset: 12
      bit_width: 1
      description: Error In Channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR13
      bit_offset: 13
      bit_width: 1
      description: Error In Channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR14
      bit_offset: 14
      bit_width: 1
      description: Error In Channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR15
      bit_offset: 15
      bit_width: 1
      description: Error In Channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR16
      bit_offset: 16
      bit_width: 1
      description: Error In Channel 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR17
      bit_offset: 17
      bit_width: 1
      description: Error In Channel 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR18
      bit_offset: 18
      bit_width: 1
      description: Error In Channel 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR19
      bit_offset: 19
      bit_width: 1
      description: Error In Channel 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR20
      bit_offset: 20
      bit_width: 1
      description: Error In Channel 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR21
      bit_offset: 21
      bit_width: 1
      description: Error In Channel 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR22
      bit_offset: 22
      bit_width: 1
      description: Error In Channel 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR23
      bit_offset: 23
      bit_width: 1
      description: Error In Channel 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR24
      bit_offset: 24
      bit_width: 1
      description: Error In Channel 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR25
      bit_offset: 25
      bit_width: 1
      description: Error In Channel 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR26
      bit_offset: 26
      bit_width: 1
      description: Error In Channel 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR27
      bit_offset: 27
      bit_width: 1
      description: Error In Channel 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR28
      bit_offset: 28
      bit_width: 1
      description: Error In Channel 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR29
      bit_offset: 29
      bit_width: 1
      description: Error In Channel 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR30
      bit_offset: 30
      bit_width: 1
      description: Error In Channel 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR31
      bit_offset: 31
      bit_width: 1
      description: Error In Channel 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HRS
    addr: 0x34
    size_bits: 32
    description: Hardware Request Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HRS0
      bit_offset: 0
      bit_width: 1
      description: Hardware Request Status Channel 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS1
      bit_offset: 1
      bit_width: 1
      description: Hardware Request Status Channel 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS2
      bit_offset: 2
      bit_width: 1
      description: Hardware Request Status Channel 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS3
      bit_offset: 3
      bit_width: 1
      description: Hardware Request Status Channel 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS4
      bit_offset: 4
      bit_width: 1
      description: Hardware Request Status Channel 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS5
      bit_offset: 5
      bit_width: 1
      description: Hardware Request Status Channel 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS6
      bit_offset: 6
      bit_width: 1
      description: Hardware Request Status Channel 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS7
      bit_offset: 7
      bit_width: 1
      description: Hardware Request Status Channel 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS8
      bit_offset: 8
      bit_width: 1
      description: Hardware Request Status Channel 8
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS9
      bit_offset: 9
      bit_width: 1
      description: Hardware Request Status Channel 9
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS10
      bit_offset: 10
      bit_width: 1
      description: Hardware Request Status Channel 10
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS11
      bit_offset: 11
      bit_width: 1
      description: Hardware Request Status Channel 11
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS12
      bit_offset: 12
      bit_width: 1
      description: Hardware Request Status Channel 12
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS13
      bit_offset: 13
      bit_width: 1
      description: Hardware Request Status Channel 13
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS14
      bit_offset: 14
      bit_width: 1
      description: Hardware Request Status Channel 14
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS15
      bit_offset: 15
      bit_width: 1
      description: Hardware Request Status Channel 15
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS16
      bit_offset: 16
      bit_width: 1
      description: Hardware Request Status Channel 16
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS17
      bit_offset: 17
      bit_width: 1
      description: Hardware Request Status Channel 17
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS18
      bit_offset: 18
      bit_width: 1
      description: Hardware Request Status Channel 18
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS19
      bit_offset: 19
      bit_width: 1
      description: Hardware Request Status Channel 19
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS20
      bit_offset: 20
      bit_width: 1
      description: Hardware Request Status Channel 20
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS21
      bit_offset: 21
      bit_width: 1
      description: Hardware Request Status Channel 21
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS22
      bit_offset: 22
      bit_width: 1
      description: Hardware Request Status Channel 22
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS23
      bit_offset: 23
      bit_width: 1
      description: Hardware Request Status Channel 23
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS24
      bit_offset: 24
      bit_width: 1
      description: Hardware Request Status Channel 24
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS25
      bit_offset: 25
      bit_width: 1
      description: Hardware Request Status Channel 25
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS26
      bit_offset: 26
      bit_width: 1
      description: Hardware Request Status Channel 26
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS27
      bit_offset: 27
      bit_width: 1
      description: Hardware Request Status Channel 27
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS28
      bit_offset: 28
      bit_width: 1
      description: Hardware Request Status Channel 28
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS29
      bit_offset: 29
      bit_width: 1
      description: Hardware Request Status Channel 29
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS30
      bit_offset: 30
      bit_width: 1
      description: Hardware Request Status Channel 30
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS31
      bit_offset: 31
      bit_width: 1
      description: Hardware Request Status Channel 31
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EARS
    addr: 0x44
    size_bits: 32
    description: Enable Asynchronous Request in Stop Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDREQ_0
      bit_offset: 0
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_1
      bit_offset: 1
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_2
      bit_offset: 2
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_3
      bit_offset: 3
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 3.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_4
      bit_offset: 4
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_5
      bit_offset: 5
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_6
      bit_offset: 6
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_7
      bit_offset: 7
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_8
      bit_offset: 8
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_9
      bit_offset: 9
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_10
      bit_offset: 10
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_11
      bit_offset: 11
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_12
      bit_offset: 12
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_13
      bit_offset: 13
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_14
      bit_offset: 14
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_15
      bit_offset: 15
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_16
      bit_offset: 16
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_17
      bit_offset: 17
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_18
      bit_offset: 18
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_19
      bit_offset: 19
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_20
      bit_offset: 20
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_21
      bit_offset: 21
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_22
      bit_offset: 22
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_23
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_24
      bit_offset: 24
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_25
      bit_offset: 25
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_26
      bit_offset: 26
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_27
      bit_offset: 27
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_28
      bit_offset: 28
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_29
      bit_offset: 29
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_30
      bit_offset: 30
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_31
      bit_offset: 31
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI3
    addr: 0x100
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI2
    addr: 0x101
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI1
    addr: 0x102
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI0
    addr: 0x103
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI7
    addr: 0x104
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI6
    addr: 0x105
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI5
    addr: 0x106
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI4
    addr: 0x107
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI11
    addr: 0x108
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI10
    addr: 0x109
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI9
    addr: 0x10a
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI8
    addr: 0x10b
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI15
    addr: 0x10c
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI14
    addr: 0x10d
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI13
    addr: 0x10e
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI12
    addr: 0x10f
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI19
    addr: 0x110
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI18
    addr: 0x111
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI17
    addr: 0x112
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI16
    addr: 0x113
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI23
    addr: 0x114
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI22
    addr: 0x115
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI21
    addr: 0x116
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI20
    addr: 0x117
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI27
    addr: 0x118
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI26
    addr: 0x119
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI25
    addr: 0x11a
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI24
    addr: 0x11b
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI31
    addr: 0x11c
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI30
    addr: 0x11d
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI29
    addr: 0x11e
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI28
    addr: 0x11f
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: GRPPRI
      bit_offset: 4
      bit_width: 2
      description: Channel n Current Group Priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_SADDR
    addr: 0x1000
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SADDR
    addr: 0x1020
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SADDR
    addr: 0x1040
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SADDR
    addr: 0x1060
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SADDR
    addr: 0x1080
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SADDR
    addr: 0x10a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SADDR
    addr: 0x10c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SADDR
    addr: 0x10e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SADDR
    addr: 0x1100
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SADDR
    addr: 0x1120
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SADDR
    addr: 0x1140
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SADDR
    addr: 0x1160
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SADDR
    addr: 0x1180
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SADDR
    addr: 0x11a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SADDR
    addr: 0x11c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SADDR
    addr: 0x11e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SADDR
    addr: 0x1200
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SADDR
    addr: 0x1220
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SADDR
    addr: 0x1240
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SADDR
    addr: 0x1260
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SADDR
    addr: 0x1280
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SADDR
    addr: 0x12a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SADDR
    addr: 0x12c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SADDR
    addr: 0x12e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SADDR
    addr: 0x1300
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SADDR
    addr: 0x1320
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SADDR
    addr: 0x1340
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SADDR
    addr: 0x1360
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SADDR
    addr: 0x1380
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SADDR
    addr: 0x13a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SADDR
    addr: 0x13c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SADDR
    addr: 0x13e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SOFF
    addr: 0x1004
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SOFF
    addr: 0x1024
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SOFF
    addr: 0x1044
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SOFF
    addr: 0x1064
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SOFF
    addr: 0x1084
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SOFF
    addr: 0x10a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SOFF
    addr: 0x10c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SOFF
    addr: 0x10e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SOFF
    addr: 0x1104
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SOFF
    addr: 0x1124
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SOFF
    addr: 0x1144
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SOFF
    addr: 0x1164
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SOFF
    addr: 0x1184
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SOFF
    addr: 0x11a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SOFF
    addr: 0x11c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SOFF
    addr: 0x11e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SOFF
    addr: 0x1204
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SOFF
    addr: 0x1224
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SOFF
    addr: 0x1244
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SOFF
    addr: 0x1264
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SOFF
    addr: 0x1284
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SOFF
    addr: 0x12a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SOFF
    addr: 0x12c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SOFF
    addr: 0x12e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SOFF
    addr: 0x1304
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SOFF
    addr: 0x1324
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SOFF
    addr: 0x1344
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SOFF
    addr: 0x1364
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SOFF
    addr: 0x1384
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SOFF
    addr: 0x13a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SOFF
    addr: 0x13c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SOFF
    addr: 0x13e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_ATTR
    addr: 0x1006
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD1_ATTR
    addr: 0x1026
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD2_ATTR
    addr: 0x1046
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD3_ATTR
    addr: 0x1066
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD4_ATTR
    addr: 0x1086
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD5_ATTR
    addr: 0x10a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD6_ATTR
    addr: 0x10c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD7_ATTR
    addr: 0x10e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD8_ATTR
    addr: 0x1106
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD9_ATTR
    addr: 0x1126
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD10_ATTR
    addr: 0x1146
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD11_ATTR
    addr: 0x1166
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD12_ATTR
    addr: 0x1186
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD13_ATTR
    addr: 0x11a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD14_ATTR
    addr: 0x11c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD15_ATTR
    addr: 0x11e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD16_ATTR
    addr: 0x1206
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD17_ATTR
    addr: 0x1226
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD18_ATTR
    addr: 0x1246
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD19_ATTR
    addr: 0x1266
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD20_ATTR
    addr: 0x1286
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD21_ATTR
    addr: 0x12a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD22_ATTR
    addr: 0x12c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD23_ATTR
    addr: 0x12e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD24_ATTR
    addr: 0x1306
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD25_ATTR
    addr: 0x1326
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD26_ATTR
    addr: 0x1346
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD27_ATTR
    addr: 0x1366
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD28_ATTR
    addr: 0x1386
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD29_ATTR
    addr: 0x13a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD30_ATTR
    addr: 0x13c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD31_ATTR
    addr: 0x13e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD0_NBYTES_MLNO
    addr: 0x1008
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_NBYTES_MLNO
    addr: 0x1028
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_NBYTES_MLNO
    addr: 0x1048
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_NBYTES_MLNO
    addr: 0x1068
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_NBYTES_MLNO
    addr: 0x1088
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_NBYTES_MLNO
    addr: 0x10a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_NBYTES_MLNO
    addr: 0x10c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_NBYTES_MLNO
    addr: 0x10e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_NBYTES_MLNO
    addr: 0x1108
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_NBYTES_MLNO
    addr: 0x1128
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_NBYTES_MLNO
    addr: 0x1148
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_NBYTES_MLNO
    addr: 0x1168
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_NBYTES_MLNO
    addr: 0x1188
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_NBYTES_MLNO
    addr: 0x11a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_NBYTES_MLNO
    addr: 0x11c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_NBYTES_MLNO
    addr: 0x11e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_NBYTES_MLNO
    addr: 0x1208
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_NBYTES_MLNO
    addr: 0x1228
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_NBYTES_MLNO
    addr: 0x1248
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_NBYTES_MLNO
    addr: 0x1268
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_NBYTES_MLNO
    addr: 0x1288
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_NBYTES_MLNO
    addr: 0x12a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_NBYTES_MLNO
    addr: 0x12c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_NBYTES_MLNO
    addr: 0x12e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_NBYTES_MLNO
    addr: 0x1308
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_NBYTES_MLNO
    addr: 0x1328
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_NBYTES_MLNO
    addr: 0x1348
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_NBYTES_MLNO
    addr: 0x1368
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_NBYTES_MLNO
    addr: 0x1388
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_NBYTES_MLNO
    addr: 0x13a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_NBYTES_MLNO
    addr: 0x13c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_NBYTES_MLNO
    addr: 0x13e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_NBYTES_MLOFFNO
    addr: 0x1008
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_NBYTES_MLOFFNO
    addr: 0x1028
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_NBYTES_MLOFFNO
    addr: 0x1048
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_NBYTES_MLOFFNO
    addr: 0x1068
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_NBYTES_MLOFFNO
    addr: 0x1088
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_NBYTES_MLOFFNO
    addr: 0x10a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_NBYTES_MLOFFNO
    addr: 0x10c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_NBYTES_MLOFFNO
    addr: 0x10e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_NBYTES_MLOFFNO
    addr: 0x1108
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_NBYTES_MLOFFNO
    addr: 0x1128
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_NBYTES_MLOFFNO
    addr: 0x1148
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_NBYTES_MLOFFNO
    addr: 0x1168
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_NBYTES_MLOFFNO
    addr: 0x1188
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_NBYTES_MLOFFNO
    addr: 0x11a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_NBYTES_MLOFFNO
    addr: 0x11c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_NBYTES_MLOFFNO
    addr: 0x11e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_NBYTES_MLOFFNO
    addr: 0x1208
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_NBYTES_MLOFFNO
    addr: 0x1228
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_NBYTES_MLOFFNO
    addr: 0x1248
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_NBYTES_MLOFFNO
    addr: 0x1268
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_NBYTES_MLOFFNO
    addr: 0x1288
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_NBYTES_MLOFFNO
    addr: 0x12a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_NBYTES_MLOFFNO
    addr: 0x12c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_NBYTES_MLOFFNO
    addr: 0x12e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_NBYTES_MLOFFNO
    addr: 0x1308
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_NBYTES_MLOFFNO
    addr: 0x1328
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_NBYTES_MLOFFNO
    addr: 0x1348
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_NBYTES_MLOFFNO
    addr: 0x1368
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_NBYTES_MLOFFNO
    addr: 0x1388
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_NBYTES_MLOFFNO
    addr: 0x13a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_NBYTES_MLOFFNO
    addr: 0x13c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_NBYTES_MLOFFNO
    addr: 0x13e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_NBYTES_MLOFFYES
    addr: 0x1008
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_NBYTES_MLOFFYES
    addr: 0x1028
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_NBYTES_MLOFFYES
    addr: 0x1048
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_NBYTES_MLOFFYES
    addr: 0x1068
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_NBYTES_MLOFFYES
    addr: 0x1088
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_NBYTES_MLOFFYES
    addr: 0x10a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_NBYTES_MLOFFYES
    addr: 0x10c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_NBYTES_MLOFFYES
    addr: 0x10e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_NBYTES_MLOFFYES
    addr: 0x1108
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_NBYTES_MLOFFYES
    addr: 0x1128
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_NBYTES_MLOFFYES
    addr: 0x1148
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_NBYTES_MLOFFYES
    addr: 0x1168
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_NBYTES_MLOFFYES
    addr: 0x1188
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_NBYTES_MLOFFYES
    addr: 0x11a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_NBYTES_MLOFFYES
    addr: 0x11c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_NBYTES_MLOFFYES
    addr: 0x11e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_NBYTES_MLOFFYES
    addr: 0x1208
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_NBYTES_MLOFFYES
    addr: 0x1228
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_NBYTES_MLOFFYES
    addr: 0x1248
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_NBYTES_MLOFFYES
    addr: 0x1268
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_NBYTES_MLOFFYES
    addr: 0x1288
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_NBYTES_MLOFFYES
    addr: 0x12a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_NBYTES_MLOFFYES
    addr: 0x12c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_NBYTES_MLOFFYES
    addr: 0x12e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_NBYTES_MLOFFYES
    addr: 0x1308
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_NBYTES_MLOFFYES
    addr: 0x1328
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_NBYTES_MLOFFYES
    addr: 0x1348
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_NBYTES_MLOFFYES
    addr: 0x1368
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_NBYTES_MLOFFYES
    addr: 0x1388
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_NBYTES_MLOFFYES
    addr: 0x13a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_NBYTES_MLOFFYES
    addr: 0x13c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_NBYTES_MLOFFYES
    addr: 0x13e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_SLAST
    addr: 0x100c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SLAST
    addr: 0x102c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SLAST
    addr: 0x104c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SLAST
    addr: 0x106c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SLAST
    addr: 0x108c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SLAST
    addr: 0x10ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SLAST
    addr: 0x10cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SLAST
    addr: 0x10ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SLAST
    addr: 0x110c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SLAST
    addr: 0x112c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SLAST
    addr: 0x114c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SLAST
    addr: 0x116c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SLAST
    addr: 0x118c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SLAST
    addr: 0x11ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SLAST
    addr: 0x11cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SLAST
    addr: 0x11ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_SLAST
    addr: 0x120c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_SLAST
    addr: 0x122c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_SLAST
    addr: 0x124c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_SLAST
    addr: 0x126c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_SLAST
    addr: 0x128c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_SLAST
    addr: 0x12ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_SLAST
    addr: 0x12cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_SLAST
    addr: 0x12ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_SLAST
    addr: 0x130c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_SLAST
    addr: 0x132c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_SLAST
    addr: 0x134c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_SLAST
    addr: 0x136c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_SLAST
    addr: 0x138c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_SLAST
    addr: 0x13ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_SLAST
    addr: 0x13cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_SLAST
    addr: 0x13ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DADDR
    addr: 0x1010
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DADDR
    addr: 0x1030
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DADDR
    addr: 0x1050
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DADDR
    addr: 0x1070
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DADDR
    addr: 0x1090
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DADDR
    addr: 0x10b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DADDR
    addr: 0x10d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DADDR
    addr: 0x10f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DADDR
    addr: 0x1110
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DADDR
    addr: 0x1130
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DADDR
    addr: 0x1150
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DADDR
    addr: 0x1170
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DADDR
    addr: 0x1190
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DADDR
    addr: 0x11b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DADDR
    addr: 0x11d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DADDR
    addr: 0x11f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DADDR
    addr: 0x1210
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DADDR
    addr: 0x1230
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DADDR
    addr: 0x1250
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DADDR
    addr: 0x1270
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DADDR
    addr: 0x1290
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DADDR
    addr: 0x12b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DADDR
    addr: 0x12d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DADDR
    addr: 0x12f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DADDR
    addr: 0x1310
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DADDR
    addr: 0x1330
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DADDR
    addr: 0x1350
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DADDR
    addr: 0x1370
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DADDR
    addr: 0x1390
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DADDR
    addr: 0x13b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DADDR
    addr: 0x13d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DADDR
    addr: 0x13f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DOFF
    addr: 0x1014
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DOFF
    addr: 0x1034
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DOFF
    addr: 0x1054
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DOFF
    addr: 0x1074
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DOFF
    addr: 0x1094
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DOFF
    addr: 0x10b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DOFF
    addr: 0x10d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DOFF
    addr: 0x10f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DOFF
    addr: 0x1114
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DOFF
    addr: 0x1134
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DOFF
    addr: 0x1154
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DOFF
    addr: 0x1174
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DOFF
    addr: 0x1194
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DOFF
    addr: 0x11b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DOFF
    addr: 0x11d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DOFF
    addr: 0x11f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DOFF
    addr: 0x1214
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DOFF
    addr: 0x1234
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DOFF
    addr: 0x1254
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DOFF
    addr: 0x1274
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DOFF
    addr: 0x1294
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DOFF
    addr: 0x12b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DOFF
    addr: 0x12d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DOFF
    addr: 0x12f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DOFF
    addr: 0x1314
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DOFF
    addr: 0x1334
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DOFF
    addr: 0x1354
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DOFF
    addr: 0x1374
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DOFF
    addr: 0x1394
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DOFF
    addr: 0x13b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DOFF
    addr: 0x13d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DOFF
    addr: 0x13f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CITER_ELINKNO
    addr: 0x1016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_CITER_ELINKNO
    addr: 0x1036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_CITER_ELINKNO
    addr: 0x1056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_CITER_ELINKNO
    addr: 0x1076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_CITER_ELINKNO
    addr: 0x1096
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_CITER_ELINKNO
    addr: 0x10b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_CITER_ELINKNO
    addr: 0x10d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_CITER_ELINKNO
    addr: 0x10f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_CITER_ELINKNO
    addr: 0x1116
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_CITER_ELINKNO
    addr: 0x1136
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_CITER_ELINKNO
    addr: 0x1156
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_CITER_ELINKNO
    addr: 0x1176
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_CITER_ELINKNO
    addr: 0x1196
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_CITER_ELINKNO
    addr: 0x11b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_CITER_ELINKNO
    addr: 0x11d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_CITER_ELINKNO
    addr: 0x11f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_CITER_ELINKNO
    addr: 0x1216
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_CITER_ELINKNO
    addr: 0x1236
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_CITER_ELINKNO
    addr: 0x1256
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_CITER_ELINKNO
    addr: 0x1276
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_CITER_ELINKNO
    addr: 0x1296
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_CITER_ELINKNO
    addr: 0x12b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_CITER_ELINKNO
    addr: 0x12d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_CITER_ELINKNO
    addr: 0x12f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_CITER_ELINKNO
    addr: 0x1316
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_CITER_ELINKNO
    addr: 0x1336
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_CITER_ELINKNO
    addr: 0x1356
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_CITER_ELINKNO
    addr: 0x1376
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_CITER_ELINKNO
    addr: 0x1396
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_CITER_ELINKNO
    addr: 0x13b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_CITER_ELINKNO
    addr: 0x13d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_CITER_ELINKNO
    addr: 0x13f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_CITER_ELINKYES
    addr: 0x1016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_CITER_ELINKYES
    addr: 0x1036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_CITER_ELINKYES
    addr: 0x1056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_CITER_ELINKYES
    addr: 0x1076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_CITER_ELINKYES
    addr: 0x1096
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_CITER_ELINKYES
    addr: 0x10b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_CITER_ELINKYES
    addr: 0x10d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_CITER_ELINKYES
    addr: 0x10f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_CITER_ELINKYES
    addr: 0x1116
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_CITER_ELINKYES
    addr: 0x1136
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_CITER_ELINKYES
    addr: 0x1156
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_CITER_ELINKYES
    addr: 0x1176
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_CITER_ELINKYES
    addr: 0x1196
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_CITER_ELINKYES
    addr: 0x11b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_CITER_ELINKYES
    addr: 0x11d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_CITER_ELINKYES
    addr: 0x11f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_CITER_ELINKYES
    addr: 0x1216
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_CITER_ELINKYES
    addr: 0x1236
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_CITER_ELINKYES
    addr: 0x1256
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_CITER_ELINKYES
    addr: 0x1276
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_CITER_ELINKYES
    addr: 0x1296
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_CITER_ELINKYES
    addr: 0x12b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_CITER_ELINKYES
    addr: 0x12d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_CITER_ELINKYES
    addr: 0x12f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_CITER_ELINKYES
    addr: 0x1316
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_CITER_ELINKYES
    addr: 0x1336
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_CITER_ELINKYES
    addr: 0x1356
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_CITER_ELINKYES
    addr: 0x1376
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_CITER_ELINKYES
    addr: 0x1396
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_CITER_ELINKYES
    addr: 0x13b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_CITER_ELINKYES
    addr: 0x13d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_CITER_ELINKYES
    addr: 0x13f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_DLASTSGA
    addr: 0x1018
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DLASTSGA
    addr: 0x1038
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DLASTSGA
    addr: 0x1058
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DLASTSGA
    addr: 0x1078
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DLASTSGA
    addr: 0x1098
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DLASTSGA
    addr: 0x10b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DLASTSGA
    addr: 0x10d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DLASTSGA
    addr: 0x10f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DLASTSGA
    addr: 0x1118
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DLASTSGA
    addr: 0x1138
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DLASTSGA
    addr: 0x1158
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DLASTSGA
    addr: 0x1178
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DLASTSGA
    addr: 0x1198
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DLASTSGA
    addr: 0x11b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DLASTSGA
    addr: 0x11d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DLASTSGA
    addr: 0x11f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD16_DLASTSGA
    addr: 0x1218
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD17_DLASTSGA
    addr: 0x1238
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD18_DLASTSGA
    addr: 0x1258
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD19_DLASTSGA
    addr: 0x1278
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD20_DLASTSGA
    addr: 0x1298
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD21_DLASTSGA
    addr: 0x12b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD22_DLASTSGA
    addr: 0x12d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD23_DLASTSGA
    addr: 0x12f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD24_DLASTSGA
    addr: 0x1318
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD25_DLASTSGA
    addr: 0x1338
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD26_DLASTSGA
    addr: 0x1358
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD27_DLASTSGA
    addr: 0x1378
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD28_DLASTSGA
    addr: 0x1398
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD29_DLASTSGA
    addr: 0x13b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD30_DLASTSGA
    addr: 0x13d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD31_DLASTSGA
    addr: 0x13f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CSR
    addr: 0x101c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD1_CSR
    addr: 0x103c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD2_CSR
    addr: 0x105c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD3_CSR
    addr: 0x107c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD4_CSR
    addr: 0x109c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD5_CSR
    addr: 0x10bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD6_CSR
    addr: 0x10dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD7_CSR
    addr: 0x10fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD8_CSR
    addr: 0x111c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD9_CSR
    addr: 0x113c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD10_CSR
    addr: 0x115c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD11_CSR
    addr: 0x117c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD12_CSR
    addr: 0x119c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD13_CSR
    addr: 0x11bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD14_CSR
    addr: 0x11dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD15_CSR
    addr: 0x11fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD16_CSR
    addr: 0x121c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD17_CSR
    addr: 0x123c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD18_CSR
    addr: 0x125c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD19_CSR
    addr: 0x127c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD20_CSR
    addr: 0x129c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD21_CSR
    addr: 0x12bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD22_CSR
    addr: 0x12dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD23_CSR
    addr: 0x12fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD24_CSR
    addr: 0x131c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD25_CSR
    addr: 0x133c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD26_CSR
    addr: 0x135c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD27_CSR
    addr: 0x137c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD28_CSR
    addr: 0x139c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD29_CSR
    addr: 0x13bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD30_CSR
    addr: 0x13dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD31_CSR
    addr: 0x13fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 5
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD0_BITER_ELINKNO
    addr: 0x101e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_BITER_ELINKNO
    addr: 0x103e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_BITER_ELINKNO
    addr: 0x105e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_BITER_ELINKNO
    addr: 0x107e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_BITER_ELINKNO
    addr: 0x109e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_BITER_ELINKNO
    addr: 0x10be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_BITER_ELINKNO
    addr: 0x10de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_BITER_ELINKNO
    addr: 0x10fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_BITER_ELINKNO
    addr: 0x111e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_BITER_ELINKNO
    addr: 0x113e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_BITER_ELINKNO
    addr: 0x115e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_BITER_ELINKNO
    addr: 0x117e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_BITER_ELINKNO
    addr: 0x119e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_BITER_ELINKNO
    addr: 0x11be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_BITER_ELINKNO
    addr: 0x11de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_BITER_ELINKNO
    addr: 0x11fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_BITER_ELINKNO
    addr: 0x121e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_BITER_ELINKNO
    addr: 0x123e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_BITER_ELINKNO
    addr: 0x125e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_BITER_ELINKNO
    addr: 0x127e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_BITER_ELINKNO
    addr: 0x129e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_BITER_ELINKNO
    addr: 0x12be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_BITER_ELINKNO
    addr: 0x12de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_BITER_ELINKNO
    addr: 0x12fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_BITER_ELINKNO
    addr: 0x131e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_BITER_ELINKNO
    addr: 0x133e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_BITER_ELINKNO
    addr: 0x135e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_BITER_ELINKNO
    addr: 0x137e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_BITER_ELINKNO
    addr: 0x139e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_BITER_ELINKNO
    addr: 0x13be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_BITER_ELINKNO
    addr: 0x13de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_BITER_ELINKNO
    addr: 0x13fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_BITER_ELINKYES
    addr: 0x101e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_BITER_ELINKYES
    addr: 0x103e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_BITER_ELINKYES
    addr: 0x105e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_BITER_ELINKYES
    addr: 0x107e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD4_BITER_ELINKYES
    addr: 0x109e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD5_BITER_ELINKYES
    addr: 0x10be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD6_BITER_ELINKYES
    addr: 0x10de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD7_BITER_ELINKYES
    addr: 0x10fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD8_BITER_ELINKYES
    addr: 0x111e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD9_BITER_ELINKYES
    addr: 0x113e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD10_BITER_ELINKYES
    addr: 0x115e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD11_BITER_ELINKYES
    addr: 0x117e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD12_BITER_ELINKYES
    addr: 0x119e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD13_BITER_ELINKYES
    addr: 0x11be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD14_BITER_ELINKYES
    addr: 0x11de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD15_BITER_ELINKYES
    addr: 0x11fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD16_BITER_ELINKYES
    addr: 0x121e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD17_BITER_ELINKYES
    addr: 0x123e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD18_BITER_ELINKYES
    addr: 0x125e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD19_BITER_ELINKYES
    addr: 0x127e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD20_BITER_ELINKYES
    addr: 0x129e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD21_BITER_ELINKYES
    addr: 0x12be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD22_BITER_ELINKYES
    addr: 0x12de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD23_BITER_ELINKYES
    addr: 0x12fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD24_BITER_ELINKYES
    addr: 0x131e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD25_BITER_ELINKYES
    addr: 0x133e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD26_BITER_ELINKYES
    addr: 0x135e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD27_BITER_ELINKYES
    addr: 0x137e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD28_BITER_ELINKYES
    addr: 0x139e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD29_BITER_ELINKYES
    addr: 0x13be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD30_BITER_ELINKYES
    addr: 0x13de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD31_BITER_ELINKYES
    addr: 0x13fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 5
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FB
  description: FlexBus external bus interface
  base_addr: 0x4000c000
  size: 0x64
  registers:
  - !Register
    name: CSPMCR
    addr: 0x60
    size_bits: 32
    description: Chip Select port Multiplexing Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GROUP5
      bit_offset: 12
      bit_width: 4
      description: FlexBus Signal Group 5 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP4
      bit_offset: 16
      bit_width: 4
      description: FlexBus Signal Group 4 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP3
      bit_offset: 20
      bit_width: 4
      description: FlexBus Signal Group 3 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP2
      bit_offset: 24
      bit_width: 4
      description: FlexBus Signal Group 2 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: GROUP1
      bit_offset: 28
      bit_width: 4
      description: FlexBus Signal Group 1 Multiplex control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
  - !Register
    name: CSAR0
    addr: 0x0
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR1
    addr: 0xc
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR2
    addr: 0x18
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR3
    addr: 0x24
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR4
    addr: 0x30
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSAR5
    addr: 0x3c
    size_bits: 32
    description: Chip Select Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BA
      bit_offset: 16
      bit_width: 16
      description: Base Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSMR0
    addr: 0x4
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR1
    addr: 0x10
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR2
    addr: 0x1c
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR3
    addr: 0x28
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR4
    addr: 0x34
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSMR5
    addr: 0x40
    size_bits: 32
    description: Chip Select Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 16
      bit_width: 16
      description: Base Address Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSCR0
    addr: 0x8
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR1
    addr: 0x14
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR2
    addr: 0x20
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR3
    addr: 0x2c
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR4
    addr: 0x38
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCR5
    addr: 0x44
    size_bits: 32
    description: Chip Select Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3ffc00
    fields:
    - !Field
      name: BSTW
      bit_offset: 3
      bit_width: 1
      description: Burst-Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSTR
      bit_offset: 4
      bit_width: 1
      description: Burst-Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEM
      bit_offset: 5
      bit_width: 1
      description: Byte-Enable Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 6
      bit_width: 2
      description: Port Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: AA
      bit_offset: 8
      bit_width: 1
      description: Auto-Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLS
      bit_offset: 9
      bit_width: 1
      description: Byte-Lane Shift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WS
      bit_offset: 10
      bit_width: 6
      description: Wait States
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRAH
      bit_offset: 16
      bit_width: 2
      description: Write Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDAH
      bit_offset: 18
      bit_width: 2
      description: Read Address Hold or Deselect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ASET
      bit_offset: 20
      bit_width: 2
      description: Address Setup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EXTS
      bit_offset: 22
      bit_width: 1
      description: Extended Transfer Start/Extended Address Latch Enable Controls
        how long FB_TS /FB_ALE is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSEN
      bit_offset: 23
      bit_width: 1
      description: Secondary Wait State Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWS
      bit_offset: 26
      bit_width: 6
      description: Secondary Wait States
      read_allowed: true
      write_allowed: true
- !Module
  name: MPU
  description: Memory protection unit
  base_addr: 0x4000d000
  size: 0x830
  registers:
  - !Register
    name: CESR
    addr: 0x0
    size_bits: 32
    description: Control/Error Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x815101
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NRGD
      bit_offset: 8
      bit_width: 4
      description: Number Of Region Descriptors
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: NSP
      bit_offset: 12
      bit_width: 4
      description: Number Of Slave Ports
      read_allowed: true
      write_allowed: false
    - !Field
      name: HRL
      bit_offset: 16
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPERR
      bit_offset: 27
      bit_width: 5
      description: Slave Port n Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EAR0
    addr: 0x10
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR1
    addr: 0x18
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR2
    addr: 0x20
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR3
    addr: 0x28
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR4
    addr: 0x30
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR0
    addr: 0x14
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR1
    addr: 0x1c
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR2
    addr: 0x24
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR3
    addr: 0x2c
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR4
    addr: 0x34
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: RGD0_WORD0
    addr: 0x400
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD0
    addr: 0x410
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD0
    addr: 0x420
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD0
    addr: 0x430
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD0
    addr: 0x440
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD0
    addr: 0x450
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD0
    addr: 0x460
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD0
    addr: 0x470
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD0
    addr: 0x480
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD0
    addr: 0x490
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD0
    addr: 0x4a0
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD0
    addr: 0x4b0
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD1
    addr: 0x404
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD1
    addr: 0x414
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD1
    addr: 0x424
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD1
    addr: 0x434
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD1
    addr: 0x444
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD1
    addr: 0x454
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD1
    addr: 0x464
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD1
    addr: 0x474
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD1
    addr: 0x484
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD1
    addr: 0x494
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD1
    addr: 0x4a4
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD1
    addr: 0x4b4
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD2
    addr: 0x408
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD1_WORD2
    addr: 0x418
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD2_WORD2
    addr: 0x428
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD3_WORD2
    addr: 0x438
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD4_WORD2
    addr: 0x448
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD5_WORD2
    addr: 0x458
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD6_WORD2
    addr: 0x468
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD7_WORD2
    addr: 0x478
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD8_WORD2
    addr: 0x488
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD9_WORD2
    addr: 0x498
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD10_WORD2
    addr: 0x4a8
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD11_WORD2
    addr: 0x4b8
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD0_WORD3
    addr: 0x40c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD3
    addr: 0x41c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD3
    addr: 0x42c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD3
    addr: 0x43c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD3
    addr: 0x44c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD3
    addr: 0x45c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD3
    addr: 0x46c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD3
    addr: 0x47c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD8_WORD3
    addr: 0x48c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD9_WORD3
    addr: 0x49c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD10_WORD3
    addr: 0x4ac
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD11_WORD3
    addr: 0x4bc
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGDAAC0
    addr: 0x800
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC1
    addr: 0x804
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC2
    addr: 0x808
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC3
    addr: 0x80c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC4
    addr: 0x810
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC5
    addr: 0x814
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC6
    addr: 0x818
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC7
    addr: 0x81c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC8
    addr: 0x820
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC9
    addr: 0x824
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC10
    addr: 0x828
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC11
    addr: 0x82c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SDRAM
  description: Synchronous DRAM Controller
  base_addr: 0x4000f000
  size: 0x16
  registers:
  - !Register
    name: CTRL
    addr: 0x42
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RC
      bit_offset: 0
      bit_width: 9
      description: Refresh count
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTIM
      bit_offset: 9
      bit_width: 2
      description: Refresh timing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IS
      bit_offset: 11
      bit_width: 1
      description: Initiate self-refresh command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: AC0
    addr: 0x48
    size_bits: 32
    description: Address and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IP
      bit_offset: 3
      bit_width: 1
      description: Initiate precharge all (pall) command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 4
      bit_width: 2
      description: Port size.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IMRS
      bit_offset: 6
      bit_width: 1
      description: Initiate mode register set (mrs) command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CBM
      bit_offset: 8
      bit_width: 3
      description: Command bit location
      read_allowed: true
      write_allowed: true
    - !Field
      name: CASL
      bit_offset: 12
      bit_width: 2
      description: CAS Latency
      read_allowed: true
      write_allowed: true
    - !Field
      name: RE
      bit_offset: 15
      bit_width: 1
      description: Refresh enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BA
      bit_offset: 18
      bit_width: 14
      description: Base address register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AC1
    addr: 0x50
    size_bits: 32
    description: Address and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IP
      bit_offset: 3
      bit_width: 1
      description: Initiate precharge all (pall) command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PS
      bit_offset: 4
      bit_width: 2
      description: Port size.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IMRS
      bit_offset: 6
      bit_width: 1
      description: Initiate mode register set (mrs) command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CBM
      bit_offset: 8
      bit_width: 3
      description: Command bit location
      read_allowed: true
      write_allowed: true
    - !Field
      name: CASL
      bit_offset: 12
      bit_width: 2
      description: CAS Latency
      read_allowed: true
      write_allowed: true
    - !Field
      name: RE
      bit_offset: 15
      bit_width: 1
      description: Refresh enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BA
      bit_offset: 18
      bit_width: 14
      description: Base address register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CM0
    addr: 0x4c
    size_bits: 32
    description: Control Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write protect.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 18
      bit_width: 14
      description: Base address mask.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CM1
    addr: 0x54
    size_bits: 32
    description: Control Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: V
      bit_offset: 0
      bit_width: 1
      description: Valid.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WP
      bit_offset: 8
      bit_width: 1
      description: Write protect.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BAM
      bit_offset: 18
      bit_width: 14
      description: Base address mask.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FMC
  description: Flash Memory Controller
  base_addr: 0x4001f000
  size: 0x300
  registers:
  - !Register
    name: PFAPR
    addr: 0x0
    size_bits: 32
    description: Flash Access Protection Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: M0AP
      bit_offset: 0
      bit_width: 2
      description: Master 0 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M1AP
      bit_offset: 2
      bit_width: 2
      description: Master 1 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M2AP
      bit_offset: 4
      bit_width: 2
      description: Master 2 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3AP
      bit_offset: 6
      bit_width: 2
      description: Master 3 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M4AP
      bit_offset: 8
      bit_width: 2
      description: Master 4 Access Protection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M0PFD
      bit_offset: 16
      bit_width: 1
      description: Master 0 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M1PFD
      bit_offset: 17
      bit_width: 1
      description: Master 1 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M2PFD
      bit_offset: 18
      bit_width: 1
      description: Master 2 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3PFD
      bit_offset: 19
      bit_width: 1
      description: Master 3 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4PFD
      bit_offset: 20
      bit_width: 1
      description: Master 4 Prefetch Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFB0CR
    addr: 0x4
    size_bits: 32
    description: Flash Bank 0 Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3004001f
    fields:
    - !Field
      name: B0SEBE
      bit_offset: 0
      bit_width: 1
      description: Bank 0 Single Entry Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0IPE
      bit_offset: 1
      bit_width: 1
      description: Bank 0 Instruction Prefetch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0DPE
      bit_offset: 2
      bit_width: 1
      description: Bank 0 Data Prefetch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0ICE
      bit_offset: 3
      bit_width: 1
      description: Bank 0 Instruction Cache Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0DCE
      bit_offset: 4
      bit_width: 1
      description: Bank 0 Data Cache Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC
      bit_offset: 5
      bit_width: 3
      description: Cache Replacement Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
    - !Field
      name: B0MW
      bit_offset: 17
      bit_width: 2
      description: Bank 0 Memory Width
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: S_B_INV
      bit_offset: 19
      bit_width: 1
      description: Invalidate Prefetch Speculation Buffer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINV_WAY
      bit_offset: 20
      bit_width: 4
      description: Cache Invalidate Way x
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLCK_WAY
      bit_offset: 24
      bit_width: 4
      description: Cache Lock Way x
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: B0RWSC
      bit_offset: 28
      bit_width: 4
      description: Bank 0 Read Wait State Control
      read_allowed: true
      write_allowed: false
  - !Register
    name: Reserved
    addr: 0x8
    size_bits: 32
    description: Reserved
    read_allowed: true
    write_allowed: false
    reset_value: 0x30000000
    fields: []
  - !Register
    name: TAGVDW0S0
    addr: 0x100
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW0S1
    addr: 0x104
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW0S2
    addr: 0x108
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW0S3
    addr: 0x10c
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW1S0
    addr: 0x110
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW1S1
    addr: 0x114
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW1S2
    addr: 0x118
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW1S3
    addr: 0x11c
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW2S0
    addr: 0x120
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW2S1
    addr: 0x124
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW2S2
    addr: 0x128
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW2S3
    addr: 0x12c
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW3S0
    addr: 0x130
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW3S1
    addr: 0x134
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW3S2
    addr: 0x138
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAGVDW3S3
    addr: 0x13c
    size_bits: 32
    description: Cache Tag Storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: valid
      bit_offset: 0
      bit_width: 1
      description: 1-bit valid for cache entry
      read_allowed: true
      write_allowed: true
    - !Field
      name: cache_tag
      bit_offset: 6
      bit_width: 14
      description: 14-bit tag for cache entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S0UM
    addr: 0x200
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S1UM
    addr: 0x210
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S2UM
    addr: 0x220
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S3UM
    addr: 0x230
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S0MU
    addr: 0x204
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S1MU
    addr: 0x214
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S2MU
    addr: 0x224
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S3MU
    addr: 0x234
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S0ML
    addr: 0x208
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S1ML
    addr: 0x218
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S2ML
    addr: 0x228
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S3ML
    addr: 0x238
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S0LM
    addr: 0x20c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S1LM
    addr: 0x21c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S2LM
    addr: 0x22c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW0S3LM
    addr: 0x23c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S0UM
    addr: 0x240
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S1UM
    addr: 0x250
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S2UM
    addr: 0x260
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S3UM
    addr: 0x270
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S0MU
    addr: 0x244
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S1MU
    addr: 0x254
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S2MU
    addr: 0x264
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S3MU
    addr: 0x274
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S0ML
    addr: 0x248
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S1ML
    addr: 0x258
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S2ML
    addr: 0x268
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S3ML
    addr: 0x278
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S0LM
    addr: 0x24c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S1LM
    addr: 0x25c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S2LM
    addr: 0x26c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW1S3LM
    addr: 0x27c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S0UM
    addr: 0x280
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S1UM
    addr: 0x290
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S2UM
    addr: 0x2a0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S3UM
    addr: 0x2b0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S0MU
    addr: 0x284
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S1MU
    addr: 0x294
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S2MU
    addr: 0x2a4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S3MU
    addr: 0x2b4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S0ML
    addr: 0x288
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S1ML
    addr: 0x298
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S2ML
    addr: 0x2a8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S3ML
    addr: 0x2b8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S0LM
    addr: 0x28c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S1LM
    addr: 0x29c
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S2LM
    addr: 0x2ac
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW2S3LM
    addr: 0x2bc
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S0UM
    addr: 0x2c0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S1UM
    addr: 0x2d0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S2UM
    addr: 0x2e0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S3UM
    addr: 0x2f0
    size_bits: 32
    description: Cache Data Storage (uppermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [127:96] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S0MU
    addr: 0x2c4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S1MU
    addr: 0x2d4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S2MU
    addr: 0x2e4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S3MU
    addr: 0x2f4
    size_bits: 32
    description: Cache Data Storage (mid-upper word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [95:64] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S0ML
    addr: 0x2c8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S1ML
    addr: 0x2d8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S2ML
    addr: 0x2e8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S3ML
    addr: 0x2f8
    size_bits: 32
    description: Cache Data Storage (mid-lower word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [63:32] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S0LM
    addr: 0x2cc
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S1LM
    addr: 0x2dc
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S2LM
    addr: 0x2ec
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAW3S3LM
    addr: 0x2fc
    size_bits: 32
    description: Cache Data Storage (lowermost word)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 32
      description: Bits [31:0] of data entry
      read_allowed: true
      write_allowed: true
- !Module
  name: FTFA
  description: Flash Memory Interface
  base_addr: 0x40020000
  size: 0x2c
  registers:
  - !Register
    name: FSTAT
    addr: 0x0
    size_bits: 8
    description: Flash Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MGSTAT0
      bit_offset: 0
      bit_width: 1
      description: Memory Controller Command Completion Status Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPVIOL
      bit_offset: 4
      bit_width: 1
      description: Flash Protection Violation Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACCERR
      bit_offset: 5
      bit_width: 1
      description: Flash Access Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLERR
      bit_offset: 6
      bit_width: 1
      description: Flash Read Collision Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIF
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCNFG
    addr: 0x1
    size_bits: 8
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERSSUSP
      bit_offset: 4
      bit_width: 1
      description: Erase Suspend
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERSAREQ
      bit_offset: 5
      bit_width: 1
      description: Erase All Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLLIE
      bit_offset: 6
      bit_width: 1
      description: Read Collision Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIE
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSEC
    addr: 0x2
    size_bits: 8
    description: Flash Security Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: Mass Erase Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x3
    size_bits: 8
    description: Flash Option Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPT
      bit_offset: 0
      bit_width: 8
      description: Nonvolatile Option
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSS
    addr: 0x28
    size_bits: 8
    description: Flash Access Segment Size Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SGSIZE
      bit_offset: 0
      bit_width: 8
      description: Segment Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSN
    addr: 0x2b
    size_bits: 8
    description: Flash Access Segment Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NUMSG
      bit_offset: 0
      bit_width: 8
      description: Number of Segments Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        32: '100000'
        40: '101000'
        64: '1000000'
  - !Register
    name: FCCOB3
    addr: 0x4
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB2
    addr: 0x5
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB1
    addr: 0x6
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB0
    addr: 0x7
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB7
    addr: 0x8
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB6
    addr: 0x9
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB5
    addr: 0xa
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB4
    addr: 0xb
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBB
    addr: 0xc
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBA
    addr: 0xd
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB9
    addr: 0xe
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB8
    addr: 0xf
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FPROT3
    addr: 0x10
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT2
    addr: 0x11
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT1
    addr: 0x12
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT0
    addr: 0x13
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH3
    addr: 0x18
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH2
    addr: 0x19
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH1
    addr: 0x1a
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH0
    addr: 0x1b
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL3
    addr: 0x1c
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL2
    addr: 0x1d
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL1
    addr: 0x1e
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL0
    addr: 0x1f
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH3
    addr: 0x20
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH2
    addr: 0x21
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH1
    addr: 0x22
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH0
    addr: 0x23
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL3
    addr: 0x24
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL2
    addr: 0x25
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL1
    addr: 0x26
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL0
    addr: 0x27
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMAMUX
  description: DMA channel multiplexor
  base_addr: 0x40021000
  size: 0x20
  registers:
  - !Register
    name: CHCFG0
    addr: 0x0
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG1
    addr: 0x1
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG2
    addr: 0x2
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG3
    addr: 0x3
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG4
    addr: 0x4
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG5
    addr: 0x5
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG6
    addr: 0x6
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG7
    addr: 0x7
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG8
    addr: 0x8
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG9
    addr: 0x9
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG10
    addr: 0xa
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG11
    addr: 0xb
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG12
    addr: 0xc
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG13
    addr: 0xd
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG14
    addr: 0xe
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG15
    addr: 0xf
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG16
    addr: 0x10
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG17
    addr: 0x11
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG18
    addr: 0x12
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG19
    addr: 0x13
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG20
    addr: 0x14
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG21
    addr: 0x15
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG22
    addr: 0x16
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG23
    addr: 0x17
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG24
    addr: 0x18
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG25
    addr: 0x19
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG26
    addr: 0x1a
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG27
    addr: 0x1b
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG28
    addr: 0x1c
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG29
    addr: 0x1d
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG30
    addr: 0x1e
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG31
    addr: 0x1f
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SPI0
  description: Serial Peripheral Interface
  base_addr: 0x4002c000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x8
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x2c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x30
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR_SLAVE
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Slave Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: POPR
    addr: 0x38
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR0
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTAR1
    addr: 0x10
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x3c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x40
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x44
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x48
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x7c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x80
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x84
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x88
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI1
  description: Serial Peripheral Interface
  base_addr: 0x4002d000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x8
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x2c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x30
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR_SLAVE
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Slave Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: POPR
    addr: 0x38
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR0
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTAR1
    addr: 0x10
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x3c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x40
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x44
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x48
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x7c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x80
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x84
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x88
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI2
  description: Serial Peripheral Interface
  base_addr: 0x400ac000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 6
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSSE
      bit_offset: 25
      bit_width: 1
      description: Peripheral Chip Select Strobe Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x8
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x2c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x30
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 6
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR_SLAVE
    addr: 0x34
    size_bits: 32
    description: PUSH TX FIFO Register In Slave Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: POPR
    addr: 0x38
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR0
    addr: 0xc
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTAR1
    addr: 0x10
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x3c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x40
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x44
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x48
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x7c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x80
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x84
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x88
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: I2S0
  description: Inter-IC Sound / Synchronous Audio Interface
  base_addr: 0x4002f000
  size: 0x108
  registers:
  - !Register
    name: TCSR
    addr: 0x0
    size_bits: 32
    description: SAI Transmit Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 31
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR1
    addr: 0x4
    size_bits: 32
    description: SAI Transmit Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TFW
      bit_offset: 0
      bit_width: 3
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR2
    addr: 0x8
    size_bits: 32
    description: SAI Transmit Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TCR3
    addr: 0xc
    size_bits: 32
    description: SAI Transmit Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCE
      bit_offset: 16
      bit_width: 2
      description: Transmit Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR4
    addr: 0x10
    size_bits: 32
    description: SAI Transmit Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR5
    addr: 0x14
    size_bits: 32
    description: SAI Transmit Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMR
    addr: 0x60
    size_bits: 32
    description: SAI Transmit Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TWM
      bit_offset: 0
      bit_width: 32
      description: Transmit Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RCSR
    addr: 0x80
    size_bits: 32
    description: SAI Receive Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 31
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RCR1
    addr: 0x84
    size_bits: 32
    description: SAI Receive Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFW
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCR2
    addr: 0x88
    size_bits: 32
    description: SAI Receive Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: RCR3
    addr: 0x8c
    size_bits: 32
    description: SAI Receive Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCE
      bit_offset: 16
      bit_width: 2
      description: Receive Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RCR4
    addr: 0x90
    size_bits: 32
    description: SAI Receive Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RCR5
    addr: 0x94
    size_bits: 32
    description: SAI Receive Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMR
    addr: 0xe0
    size_bits: 32
    description: SAI Receive Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RWM
      bit_offset: 0
      bit_width: 32
      description: Receive Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MCR
    addr: 0x100
    size_bits: 32
    description: SAI MCLK Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MICS
      bit_offset: 24
      bit_width: 2
      description: MCLK Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
    - !Field
      name: MOE
      bit_offset: 30
      bit_width: 1
      description: MCLK Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUF
      bit_offset: 31
      bit_width: 1
      description: Divider Update Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MDR
    addr: 0x104
    size_bits: 32
    description: SAI MCLK Divide Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVIDE
      bit_offset: 0
      bit_width: 12
      description: MCLK Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRACT
      bit_offset: 12
      bit_width: 8
      description: MCLK Fraction
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDR0
    addr: 0x20
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: false
      write_allowed: true
  - !Register
    name: TDR1
    addr: 0x24
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFR0
    addr: 0x40
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 4
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 4
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFR1
    addr: 0x44
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 4
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 4
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RDR0
    addr: 0xa0
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RDR1
    addr: 0xa4
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR0
    addr: 0xc0
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 4
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 4
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR1
    addr: 0xc4
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 4
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 4
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
- !Module
  name: CRC
  description: Cyclic Redundancy Check
  base_addr: 0x40032000
  size: 0xc
  registers:
  - !Register
    name: DATA
    addr: 0x0
    size_bits: 32
    description: CRC Data register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: CRC Low Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LU
      bit_offset: 8
      bit_width: 8
      description: CRC Low Upper Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: CRC High Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HU
      bit_offset: 24
      bit_width: 8
      description: CRC High Upper Byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAL
    addr: 0x0
    size_bits: 16
    description: CRC_DATAL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DATAL
      bit_offset: 0
      bit_width: 16
      description: DATAL stores the lower 16 bits of the 16/32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATALL
    addr: 0x0
    size_bits: 8
    description: CRC_DATALL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATALL
      bit_offset: 0
      bit_width: 8
      description: CRCLL stores the first 8 bits of the 32 bit DATA
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATALU
    addr: 0x1
    size_bits: 8
    description: CRC_DATALU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATALU
      bit_offset: 0
      bit_width: 8
      description: DATALL stores the second 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAH
    addr: 0x2
    size_bits: 16
    description: CRC_DATAH register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DATAH
      bit_offset: 0
      bit_width: 16
      description: DATAH stores the high 16 bits of the 16/32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAHL
    addr: 0x2
    size_bits: 8
    description: CRC_DATAHL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATAHL
      bit_offset: 0
      bit_width: 8
      description: DATAHL stores the third 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAHU
    addr: 0x3
    size_bits: 8
    description: CRC_DATAHU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATAHU
      bit_offset: 0
      bit_width: 8
      description: DATAHU stores the fourth 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLY
    addr: 0x4
    size_bits: 32
    description: CRC Polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1021
    fields:
    - !Field
      name: LOW
      bit_offset: 0
      bit_width: 16
      description: Low Polynominal Half-word
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH
      bit_offset: 16
      bit_width: 16
      description: High Polynominal Half-word
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYL
    addr: 0x4
    size_bits: 16
    description: CRC_GPOLYL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPOLYL
      bit_offset: 0
      bit_width: 16
      description: POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial
        value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYLL
    addr: 0x4
    size_bits: 8
    description: CRC_GPOLYLL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYLL
      bit_offset: 0
      bit_width: 8
      description: POLYLL stores the first 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYLU
    addr: 0x5
    size_bits: 8
    description: CRC_GPOLYLU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYLU
      bit_offset: 0
      bit_width: 8
      description: POLYLL stores the second 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYH
    addr: 0x6
    size_bits: 16
    description: CRC_GPOLYH register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPOLYH
      bit_offset: 0
      bit_width: 16
      description: POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYHL
    addr: 0x6
    size_bits: 8
    description: CRC_GPOLYHL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYHL
      bit_offset: 0
      bit_width: 8
      description: POLYHL stores the third 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYHU
    addr: 0x7
    size_bits: 8
    description: CRC_GPOLYHU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYHU
      bit_offset: 0
      bit_width: 8
      description: POLYHU stores the fourth 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: CRC Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCRC
      bit_offset: 24
      bit_width: 1
      description: Width of CRC protocol.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAS
      bit_offset: 25
      bit_width: 1
      description: Write CRC Data Register As Seed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FXOR
      bit_offset: 26
      bit_width: 1
      description: Complement Read Of CRC Data Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOTR
      bit_offset: 28
      bit_width: 2
      description: Type Of Transpose For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TOT
      bit_offset: 30
      bit_width: 2
      description: Type Of Transpose For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: CTRLHU
    addr: 0xb
    size_bits: 8
    description: CRC_CTRLHU register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCRC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAS
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FXOR
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOTR
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TOT
      bit_offset: 6
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: USBDCD
  description: USB Device Charger Detection module
  base_addr: 0x40035000
  size: 0x1c
  registers:
  - !Register
    name: CONTROL
    addr: 0x0
    size_bits: 32
    description: Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: IACK
      bit_offset: 0
      bit_width: 1
      description: Interrupt Acknowledge
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IF
      bit_offset: 8
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE
      bit_offset: 16
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BC12
      bit_offset: 17
      bit_width: 1
      description: BC1.2 compatibility. This bit cannot be changed after start detection.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: START
      bit_offset: 24
      bit_width: 1
      description: Start Change Detection Sequence
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SR
      bit_offset: 25
      bit_width: 1
      description: Software Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLOCK
    addr: 0x4
    size_bits: 32
    description: Clock register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc1
    fields:
    - !Field
      name: CLOCK_UNIT
      bit_offset: 0
      bit_width: 1
      description: Unit of Measurement Encoding for Clock Speed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLOCK_SPEED
      bit_offset: 2
      bit_width: 10
      description: Numerical Value of Clock Speed in Binary
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x8
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEQ_RES
      bit_offset: 16
      bit_width: 2
      description: Charger Detection Sequence Results
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SEQ_STAT
      bit_offset: 18
      bit_width: 2
      description: Charger Detection Sequence Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ERR
      bit_offset: 20
      bit_width: 1
      description: Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TO
      bit_offset: 21
      bit_width: 1
      description: Timeout Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 22
      bit_width: 1
      description: Active Status Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SIGNAL_OVERRIDE
    addr: 0xc
    size_bits: 32
    description: Signal Override Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 2
      description: Phase Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMER0
    addr: 0x10
    size_bits: 32
    description: TIMER0 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100000
    fields:
    - !Field
      name: TUNITCON
      bit_offset: 0
      bit_width: 12
      description: Unit Connection Timer Elapse (in ms)
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSEQ_INIT
      bit_offset: 16
      bit_width: 10
      description: Sequence Initiation Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1
    addr: 0x14
    size_bits: 32
    description: TIMER1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa0028
    fields:
    - !Field
      name: TVDPSRC_ON
      bit_offset: 0
      bit_width: 10
      description: Time Period Comparator Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDCD_DBNC
      bit_offset: 16
      bit_width: 10
      description: Time Period to Debounce D+ Signal
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_BC11
    addr: 0x18
    size_bits: 32
    description: TIMER2_BC11 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x280001
    fields:
    - !Field
      name: CHECK_DM
      bit_offset: 0
      bit_width: 4
      description: Time Before Check of D- Line
      read_allowed: true
      write_allowed: true
    - !Field
      name: TVDPSRC_CON
      bit_offset: 16
      bit_width: 10
      description: Time Period Before Enabling D+ Pullup
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_BC12
    addr: 0x18
    size_bits: 32
    description: TIMER2_BC12 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10028
    fields:
    - !Field
      name: TVDMSRC_ON
      bit_offset: 0
      bit_width: 10
      description: Sets the amount of time (in ms) that the module enables the VDM_SRC.
        Valid values are 0-40ms.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TWAIT_AFTER_PRD
      bit_offset: 16
      bit_width: 10
      description: Sets the amount of time (in ms) that the module waits after primary
        detection before start to secondary detection
      read_allowed: true
      write_allowed: true
- !Module
  name: PDB0
  description: Programmable Delay Block
  base_addr: 0x40036000
  size: 0x19c
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status and Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 1
      description: Load OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONT
      bit_offset: 1
      bit_width: 1
      description: Continuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULT
      bit_offset: 2
      bit_width: 2
      description: Multiplication Factor Select for Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDBIE
      bit_offset: 5
      bit_width: 1
      description: PDB Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDBIF
      bit_offset: 6
      bit_width: 1
      description: PDB Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDBEN
      bit_offset: 7
      bit_width: 1
      description: PDB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 8
      bit_width: 4
      description: Trigger Input Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: PRESCALER
      bit_offset: 12
      bit_width: 3
      description: Prescaler Divider Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWTRIG
      bit_offset: 16
      bit_width: 1
      description: Software Trigger
      read_allowed: false
      write_allowed: true
    - !Field
      name: PDBEIE
      bit_offset: 17
      bit_width: 1
      description: PDB Sequence Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 18
      bit_width: 2
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MOD
    addr: 0x4
    size_bits: 32
    description: Modulus register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: PDB Modulus
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNT
    addr: 0x8
    size_bits: 32
    description: Counter register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: PDB Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: IDLY
    addr: 0xc
    size_bits: 32
    description: Interrupt Delay register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: IDLY
      bit_offset: 0
      bit_width: 16
      description: PDB Interrupt Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHC1
    addr: 0x10
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHS
    addr: 0x14
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY0
    addr: 0x18
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY1
    addr: 0x1c
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: DACINTC
    addr: 0x150
    size_bits: 32
    description: DAC Interval Trigger n Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOE
      bit_offset: 0
      bit_width: 1
      description: DAC Interval Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXT
      bit_offset: 1
      bit_width: 1
      description: DAC External Trigger Input Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACINT
    addr: 0x154
    size_bits: 32
    description: DAC Interval n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT
      bit_offset: 0
      bit_width: 16
      description: DAC Interval
      read_allowed: true
      write_allowed: true
  - !Register
    name: POEN
    addr: 0x190
    size_bits: 32
    description: Pulse-Out n Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POEN
      bit_offset: 0
      bit_width: 8
      description: PDB Pulse-Out Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PO0DLY
    addr: 0x194
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: PO1DLY
    addr: 0x198
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
- !Module
  name: PIT0
  description: Periodic Interrupt Timer
  base_addr: 0x40037000
  size: 0x140
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LDVAL0
    addr: 0x100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL2
    addr: 0x120
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL3
    addr: 0x130
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL2
    addr: 0x124
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL3
    addr: 0x134
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL2
    addr: 0x128
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL3
    addr: 0x138
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x10c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x11c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG2
    addr: 0x12c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG3
    addr: 0x13c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FTM0
  description: FlexTimer Module
  base_addr: 0x40038000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x54
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x58
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x5c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x60
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x68
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x6c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x74
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x7c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x88
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x8c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x90
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x94
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x98
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x1c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x24
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C4SC
    addr: 0x2c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5SC
    addr: 0x34
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6SC
    addr: 0x3c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C7SC
    addr: 0x44
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x20
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x28
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4V
    addr: 0x30
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C5V
    addr: 0x38
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C6V
    addr: 0x40
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7V
    addr: 0x48
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM1
  description: FlexTimer Module
  base_addr: 0x40039000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x54
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x58
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x5c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x60
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x68
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x6c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x74
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x7c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x88
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x8c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x90
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x94
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x98
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM2
  description: FlexTimer Module
  base_addr: 0x4003a000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x54
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x58
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x5c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x60
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x68
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x6c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x74
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x7c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x88
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x8c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x90
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x94
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x98
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: FTM3
  description: FlexTimer Module
  base_addr: 0x400b9000
  size: 0x9c
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 3
      bit_width: 2
      description: Clock Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTIN
    addr: 0x4c
    size_bits: 32
    description: Counter Initial Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Value Of The FTM Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture And Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4F
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5F
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6F
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7F
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODE
    addr: 0x54
    size_bits: 32
    description: Features Mode Selection
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FTMEN
      bit_offset: 0
      bit_width: 1
      description: FTM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 1
      bit_width: 1
      description: Initialize The Channels Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPDIS
      bit_offset: 2
      bit_width: 1
      description: Write Protection Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWMSYNC
      bit_offset: 3
      bit_width: 1
      description: PWM Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAPTEST
      bit_offset: 4
      bit_width: 1
      description: Capture Test Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTM
      bit_offset: 5
      bit_width: 2
      description: Fault Control Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAULTIE
      bit_offset: 7
      bit_width: 1
      description: Fault Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNC
    addr: 0x58
    size_bits: 32
    description: Synchronization
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTMIN
      bit_offset: 0
      bit_width: 1
      description: Minimum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTMAX
      bit_offset: 1
      bit_width: 1
      description: Maximum Loading Point Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REINIT
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Reinitialization By Synchronization (FTM counter synchronization)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCHOM
      bit_offset: 3
      bit_width: 1
      description: Output Mask Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG0
      bit_offset: 4
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG1
      bit_offset: 5
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIG2
      bit_offset: 6
      bit_width: 1
      description: PWM Synchronization Hardware Trigger 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: PWM Synchronization Software Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTINIT
    addr: 0x5c
    size_bits: 32
    description: Initial State For Channels Output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OI
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OI
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OI
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OI
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OI
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OI
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OI
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OI
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Initialization Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OUTMASK
    addr: 0x60
    size_bits: 32
    description: Output Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OM
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OM
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OM
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OM
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OM
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OM
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OM
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OM
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Output Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Function For Linked Channels
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP0
      bit_offset: 1
      bit_width: 1
      description: Complement Of Channel (n) For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN0
      bit_offset: 2
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP0
      bit_offset: 3
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN0
      bit_offset: 4
      bit_width: 1
      description: Deadtime Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN0
      bit_offset: 5
      bit_width: 1
      description: Synchronization Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN0
      bit_offset: 6
      bit_width: 1
      description: Fault Control Enable For n = 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP1
      bit_offset: 9
      bit_width: 1
      description: Complement Of Channel (n) For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN1
      bit_offset: 10
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP1
      bit_offset: 11
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN1
      bit_offset: 12
      bit_width: 1
      description: Deadtime Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN1
      bit_offset: 13
      bit_width: 1
      description: Synchronization Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN1
      bit_offset: 14
      bit_width: 1
      description: Fault Control Enable For n = 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE2
      bit_offset: 16
      bit_width: 1
      description: Combine Channels For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP2
      bit_offset: 17
      bit_width: 1
      description: Complement Of Channel (n) For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN2
      bit_offset: 18
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP2
      bit_offset: 19
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN2
      bit_offset: 20
      bit_width: 1
      description: Deadtime Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN2
      bit_offset: 21
      bit_width: 1
      description: Synchronization Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN2
      bit_offset: 22
      bit_width: 1
      description: Fault Control Enable For n = 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE3
      bit_offset: 24
      bit_width: 1
      description: Combine Channels For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMP3
      bit_offset: 25
      bit_width: 1
      description: Complement Of Channel (n) for n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAPEN3
      bit_offset: 26
      bit_width: 1
      description: Dual Edge Capture Mode Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DECAP3
      bit_offset: 27
      bit_width: 1
      description: Dual Edge Capture Mode Captures For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTEN3
      bit_offset: 28
      bit_width: 1
      description: Deadtime Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCEN3
      bit_offset: 29
      bit_width: 1
      description: Synchronization Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTEN3
      bit_offset: 30
      bit_width: 1
      description: Fault Control Enable For n = 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DEADTIME
    addr: 0x68
    size_bits: 32
    description: Deadtime Insertion Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTVAL
      bit_offset: 0
      bit_width: 6
      description: Deadtime Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTPS
      bit_offset: 6
      bit_width: 2
      description: Deadtime Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 0x
        2: '10'
        3: '11'
  - !Register
    name: EXTTRIG
    addr: 0x6c
    size_bits: 32
    description: FTM External Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2TRIG
      bit_offset: 0
      bit_width: 1
      description: Channel 2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3TRIG
      bit_offset: 1
      bit_width: 1
      description: Channel 3 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4TRIG
      bit_offset: 2
      bit_width: 1
      description: Channel 4 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5TRIG
      bit_offset: 3
      bit_width: 1
      description: Channel 5 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0TRIG
      bit_offset: 4
      bit_width: 1
      description: Channel 0 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1TRIG
      bit_offset: 5
      bit_width: 1
      description: Channel 1 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITTRIGEN
      bit_offset: 6
      bit_width: 1
      description: Initialization Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGF
      bit_offset: 7
      bit_width: 1
      description: Channel Trigger Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channels Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FMS
    addr: 0x74
    size_bits: 32
    description: Fault Mode Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULTF0
      bit_offset: 0
      bit_width: 1
      description: Fault Detection Flag 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF1
      bit_offset: 1
      bit_width: 1
      description: Fault Detection Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF2
      bit_offset: 2
      bit_width: 1
      description: Fault Detection Flag 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF3
      bit_offset: 3
      bit_width: 1
      description: Fault Detection Flag 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTIN
      bit_offset: 5
      bit_width: 1
      description: Fault Inputs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPEN
      bit_offset: 6
      bit_width: 1
      description: Write Protection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULTF
      bit_offset: 7
      bit_width: 1
      description: Fault Detection Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Input Capture Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Input Filter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLTCTRL
    addr: 0x7c
    size_bits: 32
    description: Fault Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FAULT0EN
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT1EN
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT2EN
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT3EN
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR0EN
      bit_offset: 4
      bit_width: 1
      description: Fault Input 0 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR1EN
      bit_offset: 5
      bit_width: 1
      description: Fault Input 1 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR2EN
      bit_offset: 6
      bit_width: 1
      description: Fault Input 2 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFLTR3EN
      bit_offset: 7
      bit_width: 1
      description: Fault Input 3 Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FFVAL
      bit_offset: 8
      bit_width: 4
      description: Fault Input Filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Quadrature Decoder Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Timer Overflow Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: FTM Counter Direction In Quadrature Decoder Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBPOL
      bit_offset: 4
      bit_width: 1
      description: Phase B Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAPOL
      bit_offset: 5
      bit_width: 1
      description: Phase A Input Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHBFLTREN
      bit_offset: 6
      bit_width: 1
      description: Phase B Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHAFLTREN
      bit_offset: 7
      bit_width: 1
      description: Phase A Input Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NUMTOF
      bit_offset: 0
      bit_width: 5
      description: TOF Frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: BDMMODE
      bit_offset: 6
      bit_width: 2
      description: BDM Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global Time Base Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEOUT
      bit_offset: 10
      bit_width: 1
      description: Global Time Base Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLTPOL
    addr: 0x88
    size_bits: 32
    description: FTM Fault Input Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT0POL
      bit_offset: 0
      bit_width: 1
      description: Fault Input 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT1POL
      bit_offset: 1
      bit_width: 1
      description: Fault Input 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT2POL
      bit_offset: 2
      bit_width: 1
      description: Fault Input 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLT3POL
      bit_offset: 3
      bit_width: 1
      description: Fault Input 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYNCONF
    addr: 0x8c
    size_bits: 32
    description: Synchronization Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWTRIGMODE
      bit_offset: 0
      bit_width: 1
      description: Hardware Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNTINC
      bit_offset: 2
      bit_width: 1
      description: CNTIN Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVC
      bit_offset: 4
      bit_width: 1
      description: INVCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOC
      bit_offset: 5
      bit_width: 1
      description: SWOCTRL Register Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNCMODE
      bit_offset: 7
      bit_width: 1
      description: Synchronization Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTCNT
      bit_offset: 8
      bit_width: 1
      description: FTM counter synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWWRBUF
      bit_offset: 9
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by the
        software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWOM
      bit_offset: 10
      bit_width: 1
      description: Output mask synchronization is activated by the software trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWINVC
      bit_offset: 11
      bit_width: 1
      description: Inverting control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWSOC
      bit_offset: 12
      bit_width: 1
      description: Software output control synchronization is activated by the software
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWRSTCNT
      bit_offset: 16
      bit_width: 1
      description: FTM counter synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWWRBUF
      bit_offset: 17
      bit_width: 1
      description: MOD, CNTIN, and CV registers synchronization is activated by a
        hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWOM
      bit_offset: 18
      bit_width: 1
      description: Output mask synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWINVC
      bit_offset: 19
      bit_width: 1
      description: Inverting control synchronization is activated by a hardware trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HWSOC
      bit_offset: 20
      bit_width: 1
      description: Software output control synchronization is activated by a hardware
        trigger.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INVCTRL
    addr: 0x90
    size_bits: 32
    description: FTM Inverting Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INV0EN
      bit_offset: 0
      bit_width: 1
      description: Pair Channels 0 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV1EN
      bit_offset: 1
      bit_width: 1
      description: Pair Channels 1 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV2EN
      bit_offset: 2
      bit_width: 1
      description: Pair Channels 2 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV3EN
      bit_offset: 3
      bit_width: 1
      description: Pair Channels 3 Inverting Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SWOCTRL
    addr: 0x94
    size_bits: 32
    description: FTM Software Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0OC
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OC
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OC
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OC
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OC
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OC
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OC
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OC
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Software Output Control Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH0OCV
      bit_offset: 8
      bit_width: 1
      description: Channel 0 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1OCV
      bit_offset: 9
      bit_width: 1
      description: Channel 1 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2OCV
      bit_offset: 10
      bit_width: 1
      description: Channel 2 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3OCV
      bit_offset: 11
      bit_width: 1
      description: Channel 3 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4OCV
      bit_offset: 12
      bit_width: 1
      description: Channel 4 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5OCV
      bit_offset: 13
      bit_width: 1
      description: Channel 5 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6OCV
      bit_offset: 14
      bit_width: 1
      description: Channel 6 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7OCV
      bit_offset: 15
      bit_width: 1
      description: Channel 7 Software Output Control Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PWMLOAD
    addr: 0x98
    size_bits: 32
    description: FTM PWM Load
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0SEL
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1SEL
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2SEL
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3SEL
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH4SEL
      bit_offset: 4
      bit_width: 1
      description: Channel 4 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH5SEL
      bit_offset: 5
      bit_width: 1
      description: Channel 5 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH6SEL
      bit_offset: 6
      bit_width: 1
      description: Channel 6 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH7SEL
      bit_offset: 7
      bit_width: 1
      description: Channel 7 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDOK
      bit_offset: 9
      bit_width: 1
      description: Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x1c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x24
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C4SC
    addr: 0x2c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5SC
    addr: 0x34
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6SC
    addr: 0x3c
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C7SC
    addr: 0x44
    size_bits: 32
    description: Channel (n) Status And Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICRST
      bit_offset: 1
      bit_width: 1
      description: FTM counter reset by the selected input capture event.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x20
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x28
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4V
    addr: 0x30
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C5V
    addr: 0x38
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C6V
    addr: 0x40
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7V
    addr: 0x48
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: ADC0
  description: Analog-to-Digital Converter
  base_addr: 0x4003b000
  size: 0x70
  registers:
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: ADC Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: ADC Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADLSTS
      bit_offset: 0
      bit_width: 2
      description: Long Sample Time Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADHSC
      bit_offset: 2
      bit_width: 1
      description: High-Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACKEN
      bit_offset: 3
      bit_width: 1
      description: Asynchronous Clock Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUXSEL
      bit_offset: 4
      bit_width: 1
      description: ADC Mux Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC2
    addr: 0x20
    size_bits: 32
    description: Status and Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACREN
      bit_offset: 3
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFGT
      bit_offset: 4
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFE
      bit_offset: 5
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTRG
      bit_offset: 6
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACT
      bit_offset: 7
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC3
    addr: 0x24
    size_bits: 32
    description: Status and Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVGS
      bit_offset: 0
      bit_width: 2
      description: Hardware Average Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AVGE
      bit_offset: 2
      bit_width: 1
      description: Hardware Average Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCO
      bit_offset: 3
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALF
      bit_offset: 6
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x28
    size_bits: 32
    description: ADC Offset Correction Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 16
      description: Offset Error Correction Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG
    addr: 0x2c
    size_bits: 32
    description: ADC Plus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 16
      description: Plus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: MG
    addr: 0x30
    size_bits: 32
    description: ADC Minus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 16
      description: Minus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPD
    addr: 0x34
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLPD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPS
    addr: 0x38
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLPS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP4
    addr: 0x3c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLP4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP3
    addr: 0x40
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLP3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP2
    addr: 0x44
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLP2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP1
    addr: 0x48
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLP1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP0
    addr: 0x4c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLP0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMD
    addr: 0x54
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLMD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMS
    addr: 0x58
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLMS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM4
    addr: 0x5c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLM4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM3
    addr: 0x60
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLM3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM2
    addr: 0x64
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLM2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM1
    addr: 0x68
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLM1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM0
    addr: 0x6c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLM0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SC1A
    addr: 0x0
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1B
    addr: 0x4
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x10
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RB
    addr: 0x14
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CV1
    addr: 0x18
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CV2
    addr: 0x1c
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC
  description: Secure Real Time Clock
  base_addr: 0x4003d000
  size: 0x808
  registers:
  - !Register
    name: TSR
    addr: 0x0
    size_bits: 32
    description: RTC Time Seconds Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSR
      bit_offset: 0
      bit_width: 32
      description: Time Seconds Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TPR
    addr: 0x4
    size_bits: 32
    description: RTC Time Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPR
      bit_offset: 0
      bit_width: 16
      description: Time Prescaler Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAR
    addr: 0x8
    size_bits: 32
    description: RTC Time Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: Time Alarm Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR
    addr: 0xc
    size_bits: 32
    description: RTC Time Compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCR
      bit_offset: 0
      bit_width: 8
      description: Time Compensation Register
      read_allowed: true
      write_allowed: true
      enum_values:
        128: '10000000'
        255: '11111111'
        0: '0'
        1: '1'
        127: '1111111'
    - !Field
      name: CIR
      bit_offset: 8
      bit_width: 8
      description: Compensation Interval Register
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCV
      bit_offset: 16
      bit_width: 8
      description: Time Compensation Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIC
      bit_offset: 24
      bit_width: 8
      description: Compensation Interval Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: RTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWR
      bit_offset: 0
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPE
      bit_offset: 1
      bit_width: 1
      description: Wakeup Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUP
      bit_offset: 2
      bit_width: 1
      description: Supervisor Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UM
      bit_offset: 3
      bit_width: 1
      description: Update Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPS
      bit_offset: 4
      bit_width: 1
      description: Wakeup Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCE
      bit_offset: 8
      bit_width: 1
      description: Oscillator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKO
      bit_offset: 9
      bit_width: 1
      description: Clock Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC16P
      bit_offset: 10
      bit_width: 1
      description: Oscillator 16pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 11
      bit_width: 1
      description: Oscillator 8pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 12
      bit_width: 1
      description: Oscillator 4pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 13
      bit_width: 1
      description: Oscillator 2pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: RTC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAF
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCE
      bit_offset: 4
      bit_width: 1
      description: Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LR
    addr: 0x18
    size_bits: 32
    description: RTC Lock Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: TCL
      bit_offset: 3
      bit_width: 1
      description: Time Compensation Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRL
      bit_offset: 4
      bit_width: 1
      description: Control Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRL
      bit_offset: 5
      bit_width: 1
      description: Status Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRL
      bit_offset: 6
      bit_width: 1
      description: Lock Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IER
    addr: 0x1c
    size_bits: 32
    description: RTC Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: TIIE
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAIE
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIE
      bit_offset: 4
      bit_width: 1
      description: Time Seconds Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPON
      bit_offset: 7
      bit_width: 1
      description: Wakeup Pin On
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WAR
    addr: 0x800
    size_bits: 32
    description: RTC Write Access Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: TSRW
      bit_offset: 0
      bit_width: 1
      description: Time Seconds Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPRW
      bit_offset: 1
      bit_width: 1
      description: Time Prescaler Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TARW
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCRW
      bit_offset: 3
      bit_width: 1
      description: Time Compensation Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRW
      bit_offset: 4
      bit_width: 1
      description: Control Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 5
      bit_width: 1
      description: Status Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRW
      bit_offset: 6
      bit_width: 1
      description: Lock Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IERW
      bit_offset: 7
      bit_width: 1
      description: Interrupt Enable Register Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RAR
    addr: 0x804
    size_bits: 32
    description: RTC Read Access Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: TSRR
      bit_offset: 0
      bit_width: 1
      description: Time Seconds Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPRR
      bit_offset: 1
      bit_width: 1
      description: Time Prescaler Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TARR
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCRR
      bit_offset: 3
      bit_width: 1
      description: Time Compensation Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRR
      bit_offset: 4
      bit_width: 1
      description: Control Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRR
      bit_offset: 5
      bit_width: 1
      description: Status Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRR
      bit_offset: 6
      bit_width: 1
      description: Lock Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IERR
      bit_offset: 7
      bit_width: 1
      description: Interrupt Enable Register Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: RFVBAT
  description: VBAT register file
  base_addr: 0x4003e000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x0
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG1
    addr: 0x4
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x8
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0xc
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x10
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG5
    addr: 0x14
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x18
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG7
    addr: 0x1c
    size_bits: 32
    description: VBAT register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
- !Module
  name: LPTMR0
  description: Low Power Timer
  base_addr: 0x40040000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x4
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x8
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0xc
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: LPTMR1
  description: Low Power Timer
  base_addr: 0x40044000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x4
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x8
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0xc
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: RFSYS
  description: System register file
  base_addr: 0x40041000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x0
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG1
    addr: 0x4
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x8
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0xc
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x10
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG5
    addr: 0x14
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x18
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG7
    addr: 0x1c
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
- !Module
  name: TSI0
  description: Touch sense input
  base_addr: 0x40045000
  size: 0xc
  registers:
  - !Register
    name: GENCS
    addr: 0x0
    size_bits: 32
    description: TSI General Control and Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EOSDMEO
      bit_offset: 0
      bit_width: 1
      description: End-of-Scan DMA Transfer Request Enable Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CURSW
      bit_offset: 1
      bit_width: 1
      description: CURSW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSF
      bit_offset: 2
      bit_width: 1
      description: End of Scan Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCNIP
      bit_offset: 3
      bit_width: 1
      description: Scan In Progress Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STM
      bit_offset: 4
      bit_width: 1
      description: Scan Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STPE
      bit_offset: 5
      bit_width: 1
      description: TSI STOP Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIIEN
      bit_offset: 6
      bit_width: 1
      description: Touch Sensing Input Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIEN
      bit_offset: 7
      bit_width: 1
      description: Touch Sensing Input Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NSCN
      bit_offset: 8
      bit_width: 5
      description: NSCN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: PS
      bit_offset: 13
      bit_width: 3
      description: PS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: EXTCHRG
      bit_offset: 16
      bit_width: 3
      description: EXTCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DVOLT
      bit_offset: 19
      bit_width: 2
      description: DVOLT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: REFCHRG
      bit_offset: 21
      bit_width: 3
      description: REFCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MODE
      bit_offset: 24
      bit_width: 4
      description: TSI analog modes setup and status bits.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        8: '1000'
        12: '1100'
    - !Field
      name: ESOR
      bit_offset: 28
      bit_width: 1
      description: End-of-scan or Out-of-Range Interrupt Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OUTRGF
      bit_offset: 31
      bit_width: 1
      description: Out of Range Flag.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x4
    size_bits: 32
    description: TSI DATA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSICNT
      bit_offset: 0
      bit_width: 16
      description: TSI Conversion Counter Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWTS
      bit_offset: 22
      bit_width: 1
      description: Software Trigger Start
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 23
      bit_width: 1
      description: DMA Transfer Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSICH
      bit_offset: 28
      bit_width: 4
      description: TSICH
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: TSHD
    addr: 0x8
    size_bits: 32
    description: TSI Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THRESL
      bit_offset: 0
      bit_width: 16
      description: TSI Wakeup Channel Low-threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRESH
      bit_offset: 16
      bit_width: 16
      description: TSI Wakeup Channel High-threshold
      read_allowed: true
      write_allowed: true
- !Module
  name: SIM
  description: System Integration Module
  base_addr: 0x40047000
  size: 0x106c
  registers:
  - !Register
    name: SOPT1
    addr: 0x0
    size_bits: 32
    description: System Options Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: RAMSIZE
      bit_offset: 12
      bit_width: 4
      description: RAM size
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        11: '1011'
    - !Field
      name: OSC32KSEL
      bit_offset: 18
      bit_width: 2
      description: 32K oscillator clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
    - !Field
      name: USBVSTBY
      bit_offset: 29
      bit_width: 1
      description: USB voltage regulator in standby mode during VLPR and VLPW modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBSSTBY
      bit_offset: 30
      bit_width: 1
      description: USB voltage regulator in standby mode during Stop, VLPS, LLS and
        VLLS modes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBREGEN
      bit_offset: 31
      bit_width: 1
      description: USB voltage regulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT1CFG
    addr: 0x4
    size_bits: 32
    description: SOPT1 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: URWE
      bit_offset: 24
      bit_width: 1
      description: USB voltage regulator enable write enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UVSWE
      bit_offset: 25
      bit_width: 1
      description: USB voltage regulator VLP standby write enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USSWE
      bit_offset: 26
      bit_width: 1
      description: USB voltage regulator stop standby write enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT2
    addr: 0x1004
    size_bits: 32
    description: System Options Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: RTCCLKOUTSEL
      bit_offset: 4
      bit_width: 1
      description: RTC clock out select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKOUTSEL
      bit_offset: 5
      bit_width: 3
      description: CLKOUT select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FBSL
      bit_offset: 8
      bit_width: 2
      description: FlexBus security level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRACECLKSEL
      bit_offset: 12
      bit_width: 1
      description: Debug trace clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLFLLSEL
      bit_offset: 16
      bit_width: 2
      description: PLL/FLL clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        3: '11'
    - !Field
      name: USBSRC
      bit_offset: 18
      bit_width: 1
      description: USB clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLEXIOSRC
      bit_offset: 22
      bit_width: 2
      description: FlexIO Module Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TPMSRC
      bit_offset: 24
      bit_width: 2
      description: TPM clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LPUARTSRC
      bit_offset: 26
      bit_width: 2
      description: LPUART clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SDHCSRC
      bit_offset: 28
      bit_width: 2
      description: SDHC clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EMVSIMSRC
      bit_offset: 30
      bit_width: 2
      description: EMVSIM Module Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SOPT4
    addr: 0x100c
    size_bits: 32
    description: System Options Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTM0FLT0
      bit_offset: 0
      bit_width: 1
      description: FTM0 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0FLT1
      bit_offset: 1
      bit_width: 1
      description: FTM0 Fault 1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1FLT0
      bit_offset: 4
      bit_width: 1
      description: FTM1 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2FLT0
      bit_offset: 8
      bit_width: 1
      description: FTM2 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3FLT0
      bit_offset: 12
      bit_width: 1
      description: FTM3 Fault 0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1CH0SRC
      bit_offset: 18
      bit_width: 2
      description: FTM1 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FTM2CH0SRC
      bit_offset: 20
      bit_width: 2
      description: FTM2 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: FTM2CH1SRC
      bit_offset: 22
      bit_width: 1
      description: FTM2 channel 1 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0CLKSEL
      bit_offset: 24
      bit_width: 1
      description: FlexTimer 0 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1CLKSEL
      bit_offset: 25
      bit_width: 1
      description: FTM1 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2CLKSEL
      bit_offset: 26
      bit_width: 1
      description: FlexTimer 2 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3CLKSEL
      bit_offset: 27
      bit_width: 1
      description: FlexTimer 3 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0TRG0SRC
      bit_offset: 28
      bit_width: 1
      description: FlexTimer 0 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0TRG1SRC
      bit_offset: 29
      bit_width: 1
      description: FlexTimer 0 Hardware Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3TRG0SRC
      bit_offset: 30
      bit_width: 1
      description: FlexTimer 3 Hardware Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
    - !Field
      name: FTM3TRG1SRC
      bit_offset: 31
      bit_width: 1
      description: FlexTimer 3 Hardware Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
  - !Register
    name: SOPT5
    addr: 0x1010
    size_bits: 32
    description: System Options Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART0TXSRC
      bit_offset: 16
      bit_width: 2
      description: LPUART0 transmit data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPUART0RXSRC
      bit_offset: 18
      bit_width: 2
      description: LPUART0 receive data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPUART1TXSRC
      bit_offset: 20
      bit_width: 2
      description: LPUART1 transmit data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPUART1RXSRC
      bit_offset: 22
      bit_width: 2
      description: LPUART1 receive data source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: SOPT7
    addr: 0x1018
    size_bits: 32
    description: System Options Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC0TRGSEL
      bit_offset: 0
      bit_width: 4
      description: ADC0 trigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: ADC0PRETRGSEL
      bit_offset: 4
      bit_width: 1
      description: ADC0 pretrigger select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0ALTTRGEN
      bit_offset: 7
      bit_width: 1
      description: ADC0 alternate trigger enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT8
    addr: 0x101c
    size_bits: 32
    description: System Options Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTM0SYNCBIT
      bit_offset: 0
      bit_width: 1
      description: FTM0 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1SYNCBIT
      bit_offset: 1
      bit_width: 1
      description: FTM1 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2SYNCBIT
      bit_offset: 2
      bit_width: 1
      description: FTM2 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3SYNCBIT
      bit_offset: 3
      bit_width: 1
      description: FTM3 Hardware Trigger 0 Software Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH0SRC
      bit_offset: 16
      bit_width: 1
      description: FTM0 channel 0 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH1SRC
      bit_offset: 17
      bit_width: 1
      description: FTM0 channel 1 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH2SRC
      bit_offset: 18
      bit_width: 1
      description: FTM0 channel 2 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH3SRC
      bit_offset: 19
      bit_width: 1
      description: FTM0 channel 3 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH4SRC
      bit_offset: 20
      bit_width: 1
      description: FTM0 channel 4 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH5SRC
      bit_offset: 21
      bit_width: 1
      description: FTM0 channel 5 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH6SRC
      bit_offset: 22
      bit_width: 1
      description: FTM0 channel 6 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0OCH7SRC
      bit_offset: 23
      bit_width: 1
      description: FTM0 channel 7 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH0SRC
      bit_offset: 24
      bit_width: 1
      description: FTM3 channel 0 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH1SRC
      bit_offset: 25
      bit_width: 1
      description: FTM3 channel 1 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH2SRC
      bit_offset: 26
      bit_width: 1
      description: FTM3 channel 2 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH3SRC
      bit_offset: 27
      bit_width: 1
      description: FTM3 channel 3 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH4SRC
      bit_offset: 28
      bit_width: 1
      description: FTM3 channel 4 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH5SRC
      bit_offset: 29
      bit_width: 1
      description: FTM3 channel 5 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH6SRC
      bit_offset: 30
      bit_width: 1
      description: FTM3 channel 6 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3OCH7SRC
      bit_offset: 31
      bit_width: 1
      description: FTM3 channel 7 output source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT9
    addr: 0x1020
    size_bits: 32
    description: System Options Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPM1CH0SRC
      bit_offset: 18
      bit_width: 2
      description: TPM1 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TPM2CH0SRC
      bit_offset: 20
      bit_width: 2
      description: TPM2 channel 0 input capture source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TPM1CLKSEL
      bit_offset: 25
      bit_width: 1
      description: TPM1 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2CLKSEL
      bit_offset: 26
      bit_width: 1
      description: TPM2 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SDID
    addr: 0x1024
    size_bits: 32
    description: System Device Identification Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xb80
    fields:
    - !Field
      name: PINID
      bit_offset: 0
      bit_width: 4
      description: Pincount identification
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '0010'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        14: '1110'
    - !Field
      name: FAMID
      bit_offset: 4
      bit_width: 3
      description: Kinetis family identification
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: DIEID
      bit_offset: 7
      bit_width: 5
      description: Device Die ID
      read_allowed: true
      write_allowed: false
    - !Field
      name: REVID
      bit_offset: 12
      bit_width: 4
      description: Device revision number
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIESID
      bit_offset: 20
      bit_width: 4
      description: Kinetis Series ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        5: '0101'
        6: '0110'
    - !Field
      name: SUBFAMID
      bit_offset: 24
      bit_width: 4
      description: Kinetis Sub-Family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
    - !Field
      name: FAMILYID
      bit_offset: 28
      bit_width: 4
      description: Kinetis Family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        6: '0110'
        7: '0111'
        8: '1000'
  - !Register
    name: SCGC1
    addr: 0x1028
    size_bits: 32
    description: System Clock Gating Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: I2C2
      bit_offset: 6
      bit_width: 1
      description: I2C2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C3
      bit_offset: 7
      bit_width: 1
      description: I2C3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC2
    addr: 0x102c
    size_bits: 32
    description: System Clock Gating Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART0
      bit_offset: 4
      bit_width: 1
      description: LPUART0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART1
      bit_offset: 5
      bit_width: 1
      description: LPUART1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART2
      bit_offset: 6
      bit_width: 1
      description: LPUART2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART3
      bit_offset: 7
      bit_width: 1
      description: LPUART3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM1
      bit_offset: 9
      bit_width: 1
      description: TPM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2
      bit_offset: 10
      bit_width: 1
      description: TPM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAC0
      bit_offset: 12
      bit_width: 1
      description: DAC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LTC
      bit_offset: 17
      bit_width: 1
      description: LTC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMVSIM0
      bit_offset: 20
      bit_width: 1
      description: EMVSIM0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMVSIM1
      bit_offset: 21
      bit_width: 1
      description: EMVSIM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART4
      bit_offset: 22
      bit_width: 1
      description: LPUART4 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QSPI
      bit_offset: 26
      bit_width: 1
      description: QSPI Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLEXIO
      bit_offset: 31
      bit_width: 1
      description: FlexIO Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC3
    addr: 0x1030
    size_bits: 32
    description: System Clock Gating Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRNG
      bit_offset: 0
      bit_width: 1
      description: TRNG Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI2
      bit_offset: 12
      bit_width: 1
      description: SPI2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SDHC
      bit_offset: 17
      bit_width: 1
      description: SDHC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2
      bit_offset: 24
      bit_width: 1
      description: FTM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM3
      bit_offset: 25
      bit_width: 1
      description: FTM3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC4
    addr: 0x1034
    size_bits: 32
    description: System Clock Gating Control Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0100030
    fields:
    - !Field
      name: EWM
      bit_offset: 1
      bit_width: 1
      description: EWM Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMT
      bit_offset: 2
      bit_width: 1
      description: CMT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C0
      bit_offset: 6
      bit_width: 1
      description: I2C0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C1
      bit_offset: 7
      bit_width: 1
      description: I2C1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBOTG
      bit_offset: 18
      bit_width: 1
      description: USB Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP
      bit_offset: 19
      bit_width: 1
      description: Comparator Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREF
      bit_offset: 20
      bit_width: 1
      description: VREF Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC5
    addr: 0x1038
    size_bits: 32
    description: System Clock Gating Control Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x40182
    fields:
    - !Field
      name: LPTMR
      bit_offset: 0
      bit_width: 1
      description: Low Power Timer Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPTMR1
      bit_offset: 4
      bit_width: 1
      description: LPTMR1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSI
      bit_offset: 5
      bit_width: 1
      description: TSI Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTA
      bit_offset: 9
      bit_width: 1
      description: Port A Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTB
      bit_offset: 10
      bit_width: 1
      description: Port B Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTC
      bit_offset: 11
      bit_width: 1
      description: Port C Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTD
      bit_offset: 12
      bit_width: 1
      description: Port D Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTE
      bit_offset: 13
      bit_width: 1
      description: Port E Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC6
    addr: 0x103c
    size_bits: 32
    description: System Clock Gating Control Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x40000001
    fields:
    - !Field
      name: FTF
      bit_offset: 0
      bit_width: 1
      description: Flash Memory Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAMUX
      bit_offset: 1
      bit_width: 1
      description: DMA Mux Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0
      bit_offset: 12
      bit_width: 1
      description: SPI0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1
      bit_offset: 13
      bit_width: 1
      description: SPI1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2S
      bit_offset: 15
      bit_width: 1
      description: I2S Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC
      bit_offset: 18
      bit_width: 1
      description: CRC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBDCD
      bit_offset: 21
      bit_width: 1
      description: USB DCD Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB
      bit_offset: 22
      bit_width: 1
      description: PDB Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT
      bit_offset: 23
      bit_width: 1
      description: PIT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM0
      bit_offset: 24
      bit_width: 1
      description: FTM0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM1
      bit_offset: 25
      bit_width: 1
      description: FTM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTM2
      bit_offset: 26
      bit_width: 1
      description: FTM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0
      bit_offset: 27
      bit_width: 1
      description: ADC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTC
      bit_offset: 29
      bit_width: 1
      description: RTC Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAC0
      bit_offset: 31
      bit_width: 1
      description: DAC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC7
    addr: 0x1040
    size_bits: 32
    description: System Clock Gating Control Register 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: FLEXBUS
      bit_offset: 0
      bit_width: 1
      description: FlexBus Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 1
      bit_width: 1
      description: DMA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MPU
      bit_offset: 2
      bit_width: 1
      description: MPU Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SDRAMC
      bit_offset: 3
      bit_width: 1
      description: SDRAMC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLKDIV1
    addr: 0x1044
    size_bits: 32
    description: System Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: OUTDIV4
      bit_offset: 16
      bit_width: 4
      description: Clock 4 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV3
      bit_offset: 20
      bit_width: 4
      description: Clock 3 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV2
      bit_offset: 24
      bit_width: 4
      description: Clock 2 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: OUTDIV1
      bit_offset: 28
      bit_width: 4
      description: Clock 1 output divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CLKDIV2
    addr: 0x1048
    size_bits: 32
    description: System Clock Divider Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USBFRAC
      bit_offset: 0
      bit_width: 1
      description: USB clock divider fraction
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBDIV
      bit_offset: 1
      bit_width: 3
      description: USB clock divider divisor
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCFG1
    addr: 0x104c
    size_bits: 32
    description: Flash Configuration Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0f0f00
    fields:
    - !Field
      name: FLASHDIS
      bit_offset: 0
      bit_width: 1
      description: Flash Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLASHDOZE
      bit_offset: 1
      bit_width: 1
      description: Flash Doze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFSIZE
      bit_offset: 24
      bit_width: 4
      description: Program flash size
      read_allowed: true
      write_allowed: false
      enum_values:
        3: '0011'
        5: '0101'
        7: '0111'
        9: '1001'
        11: '1011'
        13: '1101'
        15: '1111'
  - !Register
    name: FCFG2
    addr: 0x1050
    size_bits: 32
    description: Flash Configuration Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff0000
    fields:
    - !Field
      name: MAXADDR1
      bit_offset: 16
      bit_width: 7
      description: Max address block 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAXADDR0
      bit_offset: 24
      bit_width: 7
      description: Max address block 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDH
    addr: 0x1054
    size_bits: 32
    description: Unique Identification Register High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDMH
    addr: 0x1058
    size_bits: 32
    description: Unique Identification Register Mid-High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDML
    addr: 0x105c
    size_bits: 32
    description: Unique Identification Register Mid Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDL
    addr: 0x1060
    size_bits: 32
    description: Unique Identification Register Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLKDIV3
    addr: 0x1064
    size_bits: 32
    description: System Clock Divider Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLLFLLFRAC
      bit_offset: 0
      bit_width: 1
      description: PLLFLL clock divider fraction
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLFLLDIV
      bit_offset: 1
      bit_width: 3
      description: PLLFLL clock divider divisor
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKDIV4
    addr: 0x1068
    size_bits: 32
    description: System Clock Divider Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRACEFRAC
      bit_offset: 0
      bit_width: 1
      description: Trace clock divider fraction
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACEDIV
      bit_offset: 1
      bit_width: 3
      description: Trace clock divider divisor
      read_allowed: true
      write_allowed: true
- !Module
  name: PORTA
  description: Pin Control and Interrupts
  base_addr: 0x40049000
  size: 0xa4
  registers:
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x20
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x24
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x28
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x2c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x30
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x34
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x38
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x3c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x44
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x48
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x50
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x54
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x58
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x5c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x60
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x64
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x68
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x6c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x70
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x74
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x78
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x7c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTB
  description: Pin Control and Interrupts
  base_addr: 0x4004a000
  size: 0xa4
  registers:
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x20
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x24
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x28
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x2c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x30
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x34
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x38
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x3c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x44
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x48
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x50
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x54
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x58
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x5c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x60
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x64
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x68
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x6c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x70
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x74
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x78
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x7c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTC
  description: Pin Control and Interrupts
  base_addr: 0x4004b000
  size: 0xa4
  registers:
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x20
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x24
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x28
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x2c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x30
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x34
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x38
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x3c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x44
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x48
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x50
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x54
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x58
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x5c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x60
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x64
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x68
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x6c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x70
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x74
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x78
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x7c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTD
  description: Pin Control and Interrupts
  base_addr: 0x4004c000
  size: 0xcc
  registers:
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFER
    addr: 0xc0
    size_bits: 32
    description: Digital Filter Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFE
      bit_offset: 0
      bit_width: 32
      description: Digital Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFCR
    addr: 0xc4
    size_bits: 32
    description: Digital Filter Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CS
      bit_offset: 0
      bit_width: 1
      description: Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFWR
    addr: 0xc8
    size_bits: 32
    description: Digital Filter Width Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT
      bit_offset: 0
      bit_width: 5
      description: Filter Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x20
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x24
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x28
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x2c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x30
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x34
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x38
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x3c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x44
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x48
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x50
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x54
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x58
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x5c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x60
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x64
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x68
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x6c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x70
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x74
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x78
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x7c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTE
  description: Pin Control and Interrupts
  base_addr: 0x4004d000
  size: 0xa4
  registers:
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x20
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x24
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x28
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x2c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x30
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x34
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x38
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x3c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x44
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x48
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x50
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x54
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x58
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x5c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x60
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x64
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x68
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x6c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x70
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x74
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x78
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x7c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: WDOG
  description: Generation 2008 Watchdog Timer
  base_addr: 0x40052000
  size: 0x18
  registers:
  - !Register
    name: STCTRLH
    addr: 0x0
    size_bits: 16
    description: Watchdog Status and Control Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x1d3
    fields:
    - !Field
      name: WDOGEN
      bit_offset: 0
      bit_width: 1
      description: Enables or disables the WDOG's operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 1
      bit_width: 1
      description: Selects clock source for the WDOG timer and other internal timing
        operations.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQRSTEN
      bit_offset: 2
      bit_width: 1
      description: Used to enable the debug breadcrumbs feature
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WINEN
      bit_offset: 3
      bit_width: 1
      description: Enables Windowing mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLOWUPDATE
      bit_offset: 4
      bit_width: 1
      description: Enables updates to watchdog write-once registers, after the reset-triggered
        initial configuration window (WCT) closes, through unlock sequence
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGEN
      bit_offset: 5
      bit_width: 1
      description: Enables or disables WDOG in Debug mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPEN
      bit_offset: 6
      bit_width: 1
      description: Enables or disables WDOG in Stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAITEN
      bit_offset: 7
      bit_width: 1
      description: Enables or disables WDOG in Wait mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TESTWDOG
      bit_offset: 10
      bit_width: 1
      description: Puts the watchdog in the functional test mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TESTSEL
      bit_offset: 11
      bit_width: 1
      description: Effective only if TESTWDOG is set. Selects the test to be run on
        the watchdog timer.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYTESEL
      bit_offset: 12
      bit_width: 2
      description: This 2-bit field selects the byte to be tested when the watchdog
        is in the byte test mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DISTESTWDOG
      bit_offset: 14
      bit_width: 1
      description: Allows the WDOG's functional test mode to be disabled permanently
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STCTRLL
    addr: 0x2
    size_bits: 16
    description: Watchdog Status and Control Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INTFLG
      bit_offset: 15
      bit_width: 1
      description: Interrupt flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALH
    addr: 0x4
    size_bits: 16
    description: Watchdog Time-out Value Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x4c
    fields:
    - !Field
      name: TOVALHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALL
    addr: 0x6
    size_bits: 16
    description: Watchdog Time-out Value Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x4b4c
    fields:
    - !Field
      name: TOVALLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINH
    addr: 0x8
    size_bits: 16
    description: Watchdog Window Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WINHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINL
    addr: 0xa
    size_bits: 16
    description: Watchdog Window Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: WINLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: REFRESH
    addr: 0xc
    size_bits: 16
    description: Watchdog Refresh register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb480
    fields:
    - !Field
      name: WDOGREFRESH
      bit_offset: 0
      bit_width: 16
      description: Watchdog refresh register
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNLOCK
    addr: 0xe
    size_bits: 16
    description: Watchdog Unlock register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd928
    fields:
    - !Field
      name: WDOGUNLOCK
      bit_offset: 0
      bit_width: 16
      description: Writing the unlock sequence values to this register to makes the
        watchdog write-once registers writable again
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTH
    addr: 0x10
    size_bits: 16
    description: Watchdog Timer Output Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTHIGH
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the upper 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTL
    addr: 0x12
    size_bits: 16
    description: Watchdog Timer Output Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTLOW
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the lower 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSTCNT
    addr: 0x14
    size_bits: 16
    description: Watchdog Reset Count register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTCNT
      bit_offset: 0
      bit_width: 16
      description: Counts the number of times the watchdog resets the system
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRESC
    addr: 0x16
    size_bits: 16
    description: Watchdog Prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: PRESCVAL
      bit_offset: 8
      bit_width: 3
      description: 3-bit prescaler for the watchdog clock source
      read_allowed: true
      write_allowed: true
- !Module
  name: EWM
  description: External Watchdog Monitor
  base_addr: 0x40061000
  size: 0x6
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 8
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWMEN
      bit_offset: 0
      bit_width: 1
      description: EWM enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASSIN
      bit_offset: 1
      bit_width: 1
      description: EWM_in's Assertion State Select.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEN
      bit_offset: 2
      bit_width: 1
      description: Input Enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN
      bit_offset: 3
      bit_width: 1
      description: Interrupt Enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SERV
    addr: 0x1
    size_bits: 8
    description: Service Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERVICE
      bit_offset: 0
      bit_width: 8
      description: 'The EWM service mechanism requires the CPU to write two values
        to the SERV register: a first data byte of 0xB4, followed by a second data
        byte of 0x2C'
      read_allowed: false
      write_allowed: true
  - !Register
    name: CMPL
    addr: 0x2
    size_bits: 8
    description: Compare Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPAREL
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) minimum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPH
    addr: 0x3
    size_bits: 8
    description: Compare High Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: COMPAREH
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) maximum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKCTRL
    addr: 0x4
    size_bits: 8
    description: Clock Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKSEL
      bit_offset: 0
      bit_width: 2
      description: EWM has 4 possible low power clock sources for running EWM counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKPRESCALER
    addr: 0x5
    size_bits: 8
    description: Clock Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Selected low power clock source for running the EWM counter can
        be prescaled as below
      read_allowed: true
      write_allowed: true
- !Module
  name: CMT
  description: Carrier Modulator Transmitter
  base_addr: 0x40062000
  size: 0xc
  registers:
  - !Register
    name: CGH1
    addr: 0x0
    size_bits: 8
    description: CMT Carrier Generator High Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PH
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL1
    addr: 0x1
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PL
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGH2
    addr: 0x2
    size_bits: 8
    description: CMT Carrier Generator High Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL2
    addr: 0x3
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SL
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OC
    addr: 0x4
    size_bits: 8
    description: CMT Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IROPEN
      bit_offset: 5
      bit_width: 1
      description: IRO Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTPOL
      bit_offset: 6
      bit_width: 1
      description: CMT Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IROL
      bit_offset: 7
      bit_width: 1
      description: IRO Latch Control
      read_allowed: true
      write_allowed: true
  - !Register
    name: MSC
    addr: 0x5
    size_bits: 8
    description: CMT Modulator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCGEN
      bit_offset: 0
      bit_width: 1
      description: Modulator and Carrier Generator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCIE
      bit_offset: 1
      bit_width: 1
      description: End of Cycle Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSK
      bit_offset: 2
      bit_width: 1
      description: FSK Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BASE
      bit_offset: 3
      bit_width: 1
      description: Baseband Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXSPC
      bit_offset: 4
      bit_width: 1
      description: Extended Space Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTDIV
      bit_offset: 5
      bit_width: 2
      description: CMT Clock Divide Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EOCF
      bit_offset: 7
      bit_width: 1
      description: End Of Cycle Status Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CMD1
    addr: 0x6
    size_bits: 8
    description: CMT Modulator Data Register Mark High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD2
    addr: 0x7
    size_bits: 8
    description: CMT Modulator Data Register Mark Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD3
    addr: 0x8
    size_bits: 8
    description: CMT Modulator Data Register Space High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD4
    addr: 0x9
    size_bits: 8
    description: CMT Modulator Data Register Space Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: PPS
    addr: 0xa
    size_bits: 8
    description: CMT Primary Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSDIV
      bit_offset: 0
      bit_width: 4
      description: Primary Prescaler Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: DMA
    addr: 0xb
    size_bits: 8
    description: CMT Direct Memory Access Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MCG
  description: Multipurpose Clock Generator module
  base_addr: 0x40064000
  size: 0xe
  registers:
  - !Register
    name: C1
    addr: 0x0
    size_bits: 8
    description: MCG Control 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: IREFSTEN
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRCLKEN
      bit_offset: 1
      bit_width: 1
      description: Internal Reference Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IREFS
      bit_offset: 2
      bit_width: 1
      description: Internal Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRDIV
      bit_offset: 3
      bit_width: 3
      description: FLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 6
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: C2
    addr: 0x1
    size_bits: 8
    description: MCG Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: IRCS
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LP
      bit_offset: 1
      bit_width: 1
      description: Low Power Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFS
      bit_offset: 2
      bit_width: 1
      description: External Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HGO
      bit_offset: 3
      bit_width: 1
      description: High Gain Oscillator Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RANGE
      bit_offset: 4
      bit_width: 2
      description: Frequency Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: FCFTRIM
      bit_offset: 6
      bit_width: 1
      description: Fast Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCRE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x2
    size_bits: 8
    description: MCG Control 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCTRIM
      bit_offset: 0
      bit_width: 8
      description: Slow Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x3
    size_bits: 8
    description: MCG Control 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCFTRIM
      bit_offset: 0
      bit_width: 1
      description: Slow Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCTRIM
      bit_offset: 1
      bit_width: 4
      description: Fast Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRST_DRS
      bit_offset: 5
      bit_width: 2
      description: DCO Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMX32
      bit_offset: 7
      bit_width: 1
      description: DCO Maximum Frequency with 32.768 kHz Reference
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4
    size_bits: 8
    description: MCG Control 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRDIV
      bit_offset: 0
      bit_width: 3
      description: PLL External Reference Divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLSTEN
      bit_offset: 5
      bit_width: 1
      description: PLL Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLCLKEN
      bit_offset: 6
      bit_width: 1
      description: PLL Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6
    addr: 0x5
    size_bits: 8
    description: MCG Control 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VDIV
      bit_offset: 0
      bit_width: 5
      description: VCO Divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: CME0
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLS
      bit_offset: 6
      bit_width: 1
      description: PLL Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLIE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Interrrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x6
    size_bits: 8
    description: MCG Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: IRCST
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCINIT0
      bit_offset: 1
      bit_width: 1
      description: OSC Initialization
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKST
      bit_offset: 2
      bit_width: 2
      description: Clock Mode Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREFST
      bit_offset: 4
      bit_width: 1
      description: Internal Reference Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLST
      bit_offset: 5
      bit_width: 1
      description: PLL Select Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCK0
      bit_offset: 6
      bit_width: 1
      description: Lock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLS0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x8
    size_bits: 8
    description: MCG Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCS0
      bit_offset: 0
      bit_width: 1
      description: OSC0 Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCRDIV
      bit_offset: 1
      bit_width: 3
      description: Fast Clock Internal Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FLTPRSRV
      bit_offset: 4
      bit_width: 1
      description: FLL Filter Preserve Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMF
      bit_offset: 5
      bit_width: 1
      description: Automatic Trim Machine Fail Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMS
      bit_offset: 6
      bit_width: 1
      description: Automatic Trim Machine Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATME
      bit_offset: 7
      bit_width: 1
      description: Automatic Trim Machine Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATCVH
    addr: 0xa
    size_bits: 8
    description: MCG Auto Trim Compare Value High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVH
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value High
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCVL
    addr: 0xb
    size_bits: 8
    description: MCG Auto Trim Compare Value Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVL
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value Low
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7
    addr: 0xc
    size_bits: 8
    description: MCG Control 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSCSEL
      bit_offset: 0
      bit_width: 2
      description: MCG OSC Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C8
    addr: 0xd
    size_bits: 8
    description: MCG Control 8 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: LOCS1
      bit_offset: 0
      bit_width: 1
      description: RTC Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CME1
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLRE
      bit_offset: 6
      bit_width: 1
      description: PLL Loss of Lock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCRE1
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: OSC
  description: Oscillator
  base_addr: 0x40065000
  size: 0x3
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 8
    description: OSC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SC16P
      bit_offset: 0
      bit_width: 1
      description: Oscillator 16 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 1
      bit_width: 1
      description: Oscillator 8 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 2
      bit_width: 1
      description: Oscillator 4 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 3
      bit_width: 1
      description: Oscillator 2 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFSTEN
      bit_offset: 5
      bit_width: 1
      description: External Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCLKEN
      bit_offset: 7
      bit_width: 1
      description: External Reference Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DIV
    addr: 0x2
    size_bits: 8
    description: OSC_DIV
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERPS
      bit_offset: 6
      bit_width: 2
      description: ERCLK prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: I2C0
  description: Inter-Integrated Circuit
  base_addr: 0x40066000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C1
  description: Inter-Integrated Circuit
  base_addr: 0x40067000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C2
  description: Inter-Integrated Circuit
  base_addr: 0x400e6000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C3
  description: Inter-Integrated Circuit
  base_addr: 0x400e7000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: USB0
  description: Universal Serial Bus, OTG Capable Controller
  base_addr: 0x40072000
  size: 0x15d
  registers:
  - !Register
    name: PERID
    addr: 0x0
    size_bits: 8
    description: Peripheral ID register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 6
      description: Peripheral Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: IDCOMP
    addr: 0x4
    size_bits: 8
    description: Peripheral ID Complement register
    read_allowed: true
    write_allowed: false
    reset_value: 0xfb
    fields:
    - !Field
      name: NID
      bit_offset: 0
      bit_width: 6
      description: Ones' complement of PERID[ID] bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: REV
    addr: 0x8
    size_bits: 8
    description: Peripheral Revision register
    read_allowed: true
    write_allowed: false
    reset_value: 0x33
    fields:
    - !Field
      name: REV
      bit_offset: 0
      bit_width: 8
      description: Revision
      read_allowed: true
      write_allowed: false
  - !Register
    name: ADDINFO
    addr: 0xc
    size_bits: 8
    description: Peripheral Additional Info register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: IEHOST
      bit_offset: 0
      bit_width: 1
      description: This bit is set if host mode is enabled.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTGISTAT
    addr: 0x10
    size_bits: 8
    description: OTG Interrupt Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVBUSCHG
      bit_offset: 0
      bit_width: 1
      description: This bit is set when a change in VBUS is detected on an A device.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B_SESS_CHG
      bit_offset: 2
      bit_width: 1
      description: This bit is set when a change in VBUS is detected on a B device.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SESSVLDCHG
      bit_offset: 3
      bit_width: 1
      description: This bit is set when a change in VBUS is detected indicating a
        session valid or a session no longer valid
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINE_STATE_CHG
      bit_offset: 5
      bit_width: 1
      description: This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE]
        bits) are stable without change for 1 millisecond, and the value of the line
        state is different from the last time when the line state was stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ONEMSEC
      bit_offset: 6
      bit_width: 1
      description: This bit is set when the 1 millisecond timer expires
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDCHG
      bit_offset: 7
      bit_width: 1
      description: This bit is set when a change in the ID Signal from the USB connector
        is sensed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTGICR
    addr: 0x14
    size_bits: 8
    description: OTG Interrupt Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVBUSEN
      bit_offset: 0
      bit_width: 1
      description: A VBUS Valid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSESSEN
      bit_offset: 2
      bit_width: 1
      description: B Session END Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SESSVLDEN
      bit_offset: 3
      bit_width: 1
      description: Session Valid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LINESTATEEN
      bit_offset: 5
      bit_width: 1
      description: Line State Change Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONEMSECEN
      bit_offset: 6
      bit_width: 1
      description: One Millisecond Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDEN
      bit_offset: 7
      bit_width: 1
      description: ID Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OTGSTAT
    addr: 0x18
    size_bits: 8
    description: OTG Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVBUSVLD
      bit_offset: 0
      bit_width: 1
      description: A VBUS Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSESSEND
      bit_offset: 2
      bit_width: 1
      description: B Session End
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SESS_VLD
      bit_offset: 3
      bit_width: 1
      description: Session Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LINESTATESTABLE
      bit_offset: 5
      bit_width: 1
      description: Indicates that the internal signals that control the LINE_STATE_CHG
        field of OTGISTAT are stable for at least 1 ms
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONEMSECEN
      bit_offset: 6
      bit_width: 1
      description: This bit is reserved for the 1ms count, but it is not useful to
        software.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ID
      bit_offset: 7
      bit_width: 1
      description: Indicates the current state of the ID pin on the USB connector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OTGCTL
    addr: 0x1c
    size_bits: 8
    description: OTG Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTGEN
      bit_offset: 2
      bit_width: 1
      description: On-The-Go pullup/pulldown resistor enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMLOW
      bit_offset: 4
      bit_width: 1
      description: D- Data Line pull-down resistor enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPLOW
      bit_offset: 5
      bit_width: 1
      description: D+ Data Line pull-down resistor enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPHIGH
      bit_offset: 7
      bit_width: 1
      description: D+ Data Line pullup resistor enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISTAT
    addr: 0x80
    size_bits: 8
    description: Interrupt Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USBRST
      bit_offset: 0
      bit_width: 1
      description: This bit is set when the USB Module has decoded a valid USB reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: This bit is set when any of the error conditions within Error Interrupt
        Status (ERRSTAT) register occur
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFTOK
      bit_offset: 2
      bit_width: 1
      description: This bit is set when the USB Module receives a Start Of Frame (SOF)
        token
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOKDNE
      bit_offset: 3
      bit_width: 1
      description: This bit is set when the current token being processed has completed
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLEEP
      bit_offset: 4
      bit_width: 1
      description: This bit is set when the USB Module detects a constant idle on
        the USB bus for 3 ms
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME
      bit_offset: 5
      bit_width: 1
      description: This bit is set when a K-state is observed on the DP/DM signals
        for 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTACH
      bit_offset: 6
      bit_width: 1
      description: Attach Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STALL
      bit_offset: 7
      bit_width: 1
      description: Stall Interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTEN
    addr: 0x84
    size_bits: 8
    description: Interrupt Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USBRSTEN
      bit_offset: 0
      bit_width: 1
      description: USBRST Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROREN
      bit_offset: 1
      bit_width: 1
      description: ERROR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFTOKEN
      bit_offset: 2
      bit_width: 1
      description: SOFTOK Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOKDNEEN
      bit_offset: 3
      bit_width: 1
      description: TOKDNE Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLEEPEN
      bit_offset: 4
      bit_width: 1
      description: SLEEP Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESUMEEN
      bit_offset: 5
      bit_width: 1
      description: RESUME Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATTACHEN
      bit_offset: 6
      bit_width: 1
      description: ATTACH Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STALLEN
      bit_offset: 7
      bit_width: 1
      description: STALL Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERRSTAT
    addr: 0x88
    size_bits: 8
    description: Error Interrupt Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIDERR
      bit_offset: 0
      bit_width: 1
      description: This bit is set when the PID check field fails.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC5EOF
      bit_offset: 1
      bit_width: 1
      description: This error interrupt has two functions
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC16
      bit_offset: 2
      bit_width: 1
      description: This bit is set when a data packet is rejected due to a CRC16 error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFN8
      bit_offset: 3
      bit_width: 1
      description: This bit is set if the data field received was not 8 bits in length
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTOERR
      bit_offset: 4
      bit_width: 1
      description: This bit is set when a bus turnaround timeout error occurs
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAERR
      bit_offset: 5
      bit_width: 1
      description: This bit is set if the USB Module has requested a DMA access to
        read a new BDT but has not been given the bus before it needs to receive or
        transmit data
      read_allowed: true
      write_allowed: true
    - !Field
      name: OWNERR
      bit_offset: 6
      bit_width: 1
      description: This field is valid when the USB Module is operating in peripheral
        mode (CTL[HOSTMODEEN]=0)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTSERR
      bit_offset: 7
      bit_width: 1
      description: This bit is set when a bit stuff error is detected
      read_allowed: true
      write_allowed: true
  - !Register
    name: ERREN
    addr: 0x8c
    size_bits: 8
    description: Error Interrupt Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIDERREN
      bit_offset: 0
      bit_width: 1
      description: PIDERR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC5EOFEN
      bit_offset: 1
      bit_width: 1
      description: CRC5/EOF Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC16EN
      bit_offset: 2
      bit_width: 1
      description: CRC16 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFN8EN
      bit_offset: 3
      bit_width: 1
      description: DFN8 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BTOERREN
      bit_offset: 4
      bit_width: 1
      description: BTOERR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAERREN
      bit_offset: 5
      bit_width: 1
      description: DMAERR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OWNERREN
      bit_offset: 6
      bit_width: 1
      description: OWNERR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BTSERREN
      bit_offset: 7
      bit_width: 1
      description: BTSERR Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x90
    size_bits: 8
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ODD
      bit_offset: 2
      bit_width: 1
      description: This bit is set if the last buffer descriptor updated was in the
        odd bank of the BDT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX
      bit_offset: 3
      bit_width: 1
      description: Transmit Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDP
      bit_offset: 4
      bit_width: 4
      description: This four-bit field encodes the endpoint address that received
        or transmitted the previous token
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTL
    addr: 0x94
    size_bits: 8
    description: Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USBENSOFEN
      bit_offset: 0
      bit_width: 1
      description: USB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODDRST
      bit_offset: 1
      bit_width: 1
      description: Setting this bit to 1 resets all the BDT ODD ping/pong fields to
        0, which then specifies the EVEN BDT bank
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME
      bit_offset: 2
      bit_width: 1
      description: When set to 1 this bit enables the USB Module to execute resume
        signaling
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTMODEEN
      bit_offset: 3
      bit_width: 1
      description: When set to 1, this bit enables the USB Module to operate in Host
        mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET
      bit_offset: 4
      bit_width: 1
      description: Setting this bit enables the USB Module to generate USB reset signaling
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXSUSPENDTOKENBUSY
      bit_offset: 5
      bit_width: 1
      description: In Host mode, TOKEN_BUSY is set when the USB module is busy executing
        a USB token
      read_allowed: true
      write_allowed: true
    - !Field
      name: SE0
      bit_offset: 6
      bit_width: 1
      description: Live USB Single Ended Zero signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: JSTATE
      bit_offset: 7
      bit_width: 1
      description: Live USB differential receiver JSTATE signal
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x98
    size_bits: 8
    description: Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 7
      description: USB Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSEN
      bit_offset: 7
      bit_width: 1
      description: Low Speed Enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: BDTPAGE1
    addr: 0x9c
    size_bits: 8
    description: BDT Page register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDTBA
      bit_offset: 1
      bit_width: 7
      description: Provides address bits 15 through 9 of the BDT base address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRMNUML
    addr: 0xa0
    size_bits: 8
    description: Frame Number register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRM
      bit_offset: 0
      bit_width: 8
      description: This 8-bit field and the 3-bit field in the Frame Number Register
        High are used to compute the address where the current Buffer Descriptor Table
        (BDT) resides in system memory
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRMNUMH
    addr: 0xa4
    size_bits: 8
    description: Frame Number register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRM
      bit_offset: 0
      bit_width: 3
      description: This 3-bit field and the 8-bit field in the Frame Number Register
        Low are used to compute the address where the current Buffer Descriptor Table
        (BDT) resides in system memory
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOKEN
    addr: 0xa8
    size_bits: 8
    description: Token register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOKENENDPT
      bit_offset: 0
      bit_width: 4
      description: Holds the Endpoint address for the token command
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOKENPID
      bit_offset: 4
      bit_width: 4
      description: Contains the token type executed by the USB module.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        9: '1001'
        13: '1101'
  - !Register
    name: SOFTHLD
    addr: 0xac
    size_bits: 8
    description: SOF Threshold register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 8
      description: Represents the SOF count threshold in byte times when SOFDYNTHLD=0
        or 8 byte times when SOFDYNTHLD=1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BDTPAGE2
    addr: 0xb0
    size_bits: 8
    description: BDT Page Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDTBA
      bit_offset: 0
      bit_width: 8
      description: Provides address bits 23 through 16 of the BDT base address that
        defines the location of Buffer Descriptor Table resides in system memory
      read_allowed: true
      write_allowed: true
  - !Register
    name: BDTPAGE3
    addr: 0xb4
    size_bits: 8
    description: BDT Page Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDTBA
      bit_offset: 0
      bit_width: 8
      description: Provides address bits 31 through 24 of the BDT base address that
        defines the location of Buffer Descriptor Table resides in system memory
      read_allowed: true
      write_allowed: true
  - !Register
    name: USBCTRL
    addr: 0x100
    size_bits: 8
    description: USB Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: UARTSEL
      bit_offset: 4
      bit_width: 1
      description: Selects USB signals to be used as UART signals.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTCHLS
      bit_offset: 5
      bit_width: 1
      description: UART Signal Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDE
      bit_offset: 6
      bit_width: 1
      description: Enables the weak pulldowns on the USB transceiver.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUSP
      bit_offset: 7
      bit_width: 1
      description: Places the USB transceiver into the suspend state.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OBSERVE
    addr: 0x104
    size_bits: 8
    description: USB OTG Observe register
    read_allowed: true
    write_allowed: false
    reset_value: 0x50
    fields:
    - !Field
      name: DMPD
      bit_offset: 4
      bit_width: 1
      description: Provides observability of the D- Pulldown enable at the USB transceiver.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPPD
      bit_offset: 6
      bit_width: 1
      description: Provides observability of the D+ Pulldown enable at the USB transceiver.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPPU
      bit_offset: 7
      bit_width: 1
      description: Provides observability of the D+ Pullup enable at the USB transceiver.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONTROL
    addr: 0x108
    size_bits: 8
    description: USB OTG Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DPPULLUPNONOTG
      bit_offset: 4
      bit_width: 1
      description: Provides control of the DP Pullup in USBOTG, if USB is configured
        in non-OTG device mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: USBTRC0
    addr: 0x10c
    size_bits: 8
    description: USB Transceiver Control register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USB_RESUME_INT
      bit_offset: 0
      bit_width: 1
      description: USB Asynchronous Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNC_DET
      bit_offset: 1
      bit_width: 1
      description: Synchronous USB Interrupt Detect
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USB_CLK_RECOVERY_INT
      bit_offset: 2
      bit_width: 1
      description: Combined USB Clock Recovery interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: VREDG_DET
      bit_offset: 3
      bit_width: 1
      description: VBUS Rising Edge Interrupt Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VFEDG_DET
      bit_offset: 4
      bit_width: 1
      description: VBUS Falling Edge Interrupt Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBRESMEN
      bit_offset: 5
      bit_width: 1
      description: Asynchronous Resume Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: USBRESET
      bit_offset: 7
      bit_width: 1
      description: USB Reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: USBFRMADJUST
    addr: 0x114
    size_bits: 8
    description: Frame Adjust Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADJ
      bit_offset: 0
      bit_width: 8
      description: Frame Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISCCTRL
    addr: 0x12c
    size_bits: 8
    description: Miscellaneous Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFDYNTHLD
      bit_offset: 0
      bit_width: 1
      description: Dynamic SOF Threshold Compare mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFBUSSET
      bit_offset: 1
      bit_width: 1
      description: SOF_TOK Interrupt Generation Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OWNERRISODIS
      bit_offset: 2
      bit_width: 1
      description: OWN Error Detect for ISO IN / ISO OUT Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREDG_EN
      bit_offset: 3
      bit_width: 1
      description: VBUS Rising Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VFEDG_EN
      bit_offset: 4
      bit_width: 1
      description: VBUS Falling Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLK_RECOVER_CTRL
    addr: 0x140
    size_bits: 8
    description: USB Clock recovery control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESTART_IFRTRIM_EN
      bit_offset: 5
      bit_width: 1
      description: Restart from IFR trim value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESET_RESUME_ROUGH_EN
      bit_offset: 6
      bit_width: 1
      description: Reset/resume to rough phase enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLOCK_RECOVER_EN
      bit_offset: 7
      bit_width: 1
      description: Crystal-less USB enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLK_RECOVER_IRC_EN
    addr: 0x144
    size_bits: 8
    description: IRC48M oscillator enable register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: REG_EN
      bit_offset: 0
      bit_width: 1
      description: IRC48M regulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRC_EN
      bit_offset: 1
      bit_width: 1
      description: IRC48M enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLK_RECOVER_INT_EN
    addr: 0x154
    size_bits: 8
    description: Clock recovery combined interrupt enable
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: OVF_ERROR_EN
      bit_offset: 4
      bit_width: 1
      description: Determines whether OVF_ERROR condition signal is used in generation
        of USB_CLK_RECOVERY_INT.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLK_RECOVER_INT_STATUS
    addr: 0x15c
    size_bits: 8
    description: Clock recovery separated interrupt status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVF_ERROR
      bit_offset: 4
      bit_width: 1
      description: Indicates that the USB clock recovery algorithm has detected that
        the frequency trim adjustment needed for the IRC48M output clock is outside
        the available TRIM_FINE adjustment range for the IRC48M module
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT0
    addr: 0xc0
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT1
    addr: 0xc4
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT2
    addr: 0xc8
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT3
    addr: 0xcc
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT4
    addr: 0xd0
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT5
    addr: 0xd4
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT6
    addr: 0xd8
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT7
    addr: 0xdc
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT8
    addr: 0xe0
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT9
    addr: 0xe4
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT10
    addr: 0xe8
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT11
    addr: 0xec
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT12
    addr: 0xf0
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT13
    addr: 0xf4
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT14
    addr: 0xf8
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ENDPT15
    addr: 0xfc
    size_bits: 8
    description: Endpoint Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPHSHK
      bit_offset: 0
      bit_width: 1
      description: When set this bit enables an endpoint to perform handshaking during
        a transaction to this endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPSTALL
      bit_offset: 1
      bit_width: 1
      description: When set this bit indicates that the endpoint is called
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTXEN
      bit_offset: 2
      bit_width: 1
      description: This bit, when set, enables the endpoint for TX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPRXEN
      bit_offset: 3
      bit_width: 1
      description: This bit, when set, enables the endpoint for RX transfers. See
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPCTLDIS
      bit_offset: 4
      bit_width: 1
      description: This bit, when set, disables control (SETUP) transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETRYDIS
      bit_offset: 6
      bit_width: 1
      description: This is a Host mode only bit and is present in the control register
        for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTWOHUB
      bit_offset: 7
      bit_width: 1
      description: Host without a hub This is a Host mode only field and is present
        in the control register for endpoint 0 (ENDPT0) only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CMP0
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073000
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x1
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x2
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x3
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x5
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP1
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073008
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x1
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x2
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x3
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x5
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: VREF
  description: Voltage Reference
  base_addr: 0x40074000
  size: 0x2
  registers:
  - !Register
    name: TRM
    addr: 0x0
    size_bits: 8
    description: VREF Trim Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 6
      description: Trim bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        63: '111111'
    - !Field
      name: CHOPEN
      bit_offset: 6
      bit_width: 1
      description: Chop oscillator enable. When set, internal chopping operation is
        enabled and the internal analog offset will be minimized.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x1
    size_bits: 8
    description: VREF Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE_LV
      bit_offset: 0
      bit_width: 2
      description: Buffer Mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: VREFST
      bit_offset: 2
      bit_width: 1
      description: Internal Voltage Reference stable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICOMPEN
      bit_offset: 5
      bit_width: 1
      description: Second order curvature compensation enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGEN
      bit_offset: 6
      bit_width: 1
      description: Regulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFEN
      bit_offset: 7
      bit_width: 1
      description: Internal Voltage Reference enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LLWU
  description: Low leakage wakeup unit
  base_addr: 0x4007c000
  size: 0x12
  registers:
  - !Register
    name: PE1
    addr: 0x0
    size_bits: 8
    description: LLWU Pin Enable 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE0
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE1
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE2
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE3
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE2
    addr: 0x1
    size_bits: 8
    description: LLWU Pin Enable 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE4
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE5
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE6
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE7
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE3
    addr: 0x2
    size_bits: 8
    description: LLWU Pin Enable 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE8
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE9
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE10
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE11
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE4
    addr: 0x3
    size_bits: 8
    description: LLWU Pin Enable 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE12
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE13
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE14
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE15
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE5
    addr: 0x4
    size_bits: 8
    description: LLWU Pin Enable 5 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE16
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE17
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE18
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE19
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE6
    addr: 0x5
    size_bits: 8
    description: LLWU Pin Enable 6 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE20
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE21
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE22
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE23
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE7
    addr: 0x6
    size_bits: 8
    description: LLWU Pin Enable 7 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE24
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE25
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE26
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE27
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE8
    addr: 0x7
    size_bits: 8
    description: LLWU Pin Enable 8 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE28
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE29
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE30
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE31
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ME
    addr: 0x8
    size_bits: 8
    description: LLWU Module Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUME0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Module Enable For Module 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Module Enable for Module 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Module Enable For Module 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Module Enable For Module 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Module Enable For Module 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Module Enable For Module 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Module Enable For Module 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Module Enable For Module 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF1
    addr: 0x9
    size_bits: 8
    description: LLWU Pin Flag 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF2
    addr: 0xa
    size_bits: 8
    description: LLWU Pin Flag 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF8
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF9
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF10
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF11
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF12
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF13
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF14
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF15
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF3
    addr: 0xb
    size_bits: 8
    description: LLWU Pin Flag 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF16
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF17
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF18
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF19
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF20
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF21
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF22
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF23
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF4
    addr: 0xc
    size_bits: 8
    description: LLWU Pin Flag 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF24
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF25
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF26
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF27
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF28
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF29
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF30
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF31
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MF5
    addr: 0xd
    size_bits: 8
    description: LLWU Module Flag 5 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MWUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag For module 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag For module 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag For module 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag For module 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag For module 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup flag For module 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup flag For module 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup flag For module 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT1
    addr: 0xe
    size_bits: 8
    description: LLWU Pin Filter 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT2
    addr: 0xf
    size_bits: 8
    description: LLWU Pin Filter 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT3
    addr: 0x10
    size_bits: 8
    description: LLWU Pin Filter 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT4
    addr: 0x11
    size_bits: 8
    description: LLWU Pin Filter 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PMC
  description: Power Management Controller
  base_addr: 0x4007d000
  size: 0xc
  registers:
  - !Register
    name: LVDSC1
    addr: 0x0
    size_bits: 8
    description: Low Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LVDV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LVDRE
      bit_offset: 4
      bit_width: 1
      description: Low-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVDF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LVDSC2
    addr: 0x1
    size_bits: 8
    description: Low Voltage Detect Status And Control 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LVWV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Warning Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LVWIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVWACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Warning Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVWF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: REGSC
    addr: 0x2
    size_bits: 8
    description: Regulator Status And Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BGBE
      bit_offset: 0
      bit_width: 1
      description: Bandgap Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGONS
      bit_offset: 2
      bit_width: 1
      description: Regulator In Run Regulation Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKISO
      bit_offset: 3
      bit_width: 1
      description: Acknowledge Isolation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGEN
      bit_offset: 4
      bit_width: 1
      description: Bandgap Enable In VLPx Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HVDSC1
    addr: 0xb
    size_bits: 8
    description: High Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: HVDV
      bit_offset: 0
      bit_width: 1
      description: High-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDRE
      bit_offset: 4
      bit_width: 1
      description: High-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDIE
      bit_offset: 5
      bit_width: 1
      description: High-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HVDACK
      bit_offset: 6
      bit_width: 1
      description: High-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: HVDF
      bit_offset: 7
      bit_width: 1
      description: High-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SMC
  description: System Mode Controller
  base_addr: 0x4007e000
  size: 0x4
  registers:
  - !Register
    name: PMPROT
    addr: 0x0
    size_bits: 8
    description: Power Mode Protection register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: AVLLS
      bit_offset: 1
      bit_width: 1
      description: Allow Very-Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLS
      bit_offset: 3
      bit_width: 1
      description: Allow Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AVLP
      bit_offset: 5
      bit_width: 1
      description: Allow Very-Low-Power Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AHSRUN
      bit_offset: 7
      bit_width: 1
      description: Allow High Speed Run mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PMCTRL
    addr: 0x1
    size_bits: 8
    description: Power Mode Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: STOPM
      bit_offset: 0
      bit_width: 3
      description: Stop Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
    - !Field
      name: STOPA
      bit_offset: 3
      bit_width: 1
      description: Stop Aborted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUNM
      bit_offset: 5
      bit_width: 2
      description: Run Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: STOPCTRL
    addr: 0x2
    size_bits: 8
    description: Stop Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: LLSM
      bit_offset: 0
      bit_width: 3
      description: LLS or VLLS Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: LPOPO
      bit_offset: 3
      bit_width: 1
      description: LPO Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM2PO
      bit_offset: 4
      bit_width: 1
      description: RAM2 Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORPO
      bit_offset: 5
      bit_width: 1
      description: POR Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTOPO
      bit_offset: 6
      bit_width: 2
      description: Partial Stop Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: PMSTAT
    addr: 0x3
    size_bits: 8
    description: Power Mode Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PMSTAT
      bit_offset: 0
      bit_width: 8
      description: Power Mode Status
      read_allowed: true
      write_allowed: false
- !Module
  name: RCM
  description: Reset Control Module
  base_addr: 0x4007f000
  size: 0xa
  registers:
  - !Register
    name: SRS0
    addr: 0x0
    size_bits: 8
    description: System Reset Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x82
    fields:
    - !Field
      name: WAKEUP
      bit_offset: 0
      bit_width: 1
      description: Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVD
      bit_offset: 1
      bit_width: 1
      description: Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOC
      bit_offset: 2
      bit_width: 1
      description: Loss-of-Clock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOL
      bit_offset: 3
      bit_width: 1
      description: Loss-of-Lock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDOG
      bit_offset: 5
      bit_width: 1
      description: Watchdog
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIN
      bit_offset: 6
      bit_width: 1
      description: External Reset Pin
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POR
      bit_offset: 7
      bit_width: 1
      description: Power-On Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SRS1
    addr: 0x1
    size_bits: 8
    description: System Reset Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JTAG
      bit_offset: 0
      bit_width: 1
      description: JTAG Generated Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCKUP
      bit_offset: 1
      bit_width: 1
      description: Core Lockup
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW
      bit_offset: 2
      bit_width: 1
      description: Software
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDM_AP
      bit_offset: 3
      bit_width: 1
      description: MDM-AP System Reset Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SACKERR
      bit_offset: 5
      bit_width: 1
      description: Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFC
    addr: 0x4
    size_bits: 8
    description: Reset Pin Filter Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSRW
      bit_offset: 0
      bit_width: 2
      description: Reset Pin Filter Select in Run and Wait Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RSTFLTSS
      bit_offset: 2
      bit_width: 1
      description: Reset Pin Filter Select in Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFW
    addr: 0x5
    size_bits: 8
    description: Reset Pin Filter Width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSEL
      bit_offset: 0
      bit_width: 5
      description: Reset Pin Filter Bus Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
  - !Register
    name: FM
    addr: 0x6
    size_bits: 8
    description: Force Mode Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FORCEROM
      bit_offset: 1
      bit_width: 2
      description: Force ROM Boot
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MR
    addr: 0x7
    size_bits: 8
    description: Mode Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BOOTROM
      bit_offset: 1
      bit_width: 2
      description: Boot ROM Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SSRS0
    addr: 0x8
    size_bits: 8
    description: Sticky System Reset Status Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x82
    fields:
    - !Field
      name: SWAKEUP
      bit_offset: 0
      bit_width: 1
      description: Sticky Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLVD
      bit_offset: 1
      bit_width: 1
      description: Sticky Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOC
      bit_offset: 2
      bit_width: 1
      description: Sticky Loss-of-Clock Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOL
      bit_offset: 3
      bit_width: 1
      description: Sticky Loss-of-Lock Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWDOG
      bit_offset: 5
      bit_width: 1
      description: Sticky Watchdog
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIN
      bit_offset: 6
      bit_width: 1
      description: Sticky External Reset Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPOR
      bit_offset: 7
      bit_width: 1
      description: Sticky Power-On Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRS1
    addr: 0x9
    size_bits: 8
    description: Sticky System Reset Status Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SJTAG
      bit_offset: 0
      bit_width: 1
      description: Sticky JTAG Generated Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOCKUP
      bit_offset: 1
      bit_width: 1
      description: Sticky Core Lockup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSW
      bit_offset: 2
      bit_width: 1
      description: Sticky Software
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMDM_AP
      bit_offset: 3
      bit_width: 1
      description: Sticky MDM-AP System Reset Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSACKERR
      bit_offset: 5
      bit_width: 1
      description: Sticky Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TRNG0
  description: RNG
  base_addr: 0x400a0000
  size: 0xf8
  registers:
  - !Register
    name: TRNG0_MCTL
    addr: 0x0
    size_bits: 32
    description: RNG Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12001
    fields:
    - !Field
      name: SAMP_MODE
      bit_offset: 0
      bit_width: 2
      description: Sample Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: OSC_DIV
      bit_offset: 2
      bit_width: 2
      description: Oscillator Divide
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: UNUSED
      bit_offset: 4
      bit_width: 1
      description: This bit is unused but write-able. Must be left as zero.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRNG_ACC
      bit_offset: 5
      bit_width: 1
      description: TRNG Access Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_DEF
      bit_offset: 6
      bit_width: 1
      description: Reset Defaults
      read_allowed: false
      write_allowed: true
    - !Field
      name: FOR_SCLK
      bit_offset: 7
      bit_width: 1
      description: Force System Clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCT_FAIL
      bit_offset: 8
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCT_VAL
      bit_offset: 9
      bit_width: 1
      description: 'Read only: Frequency Count Valid. Indicates that a valid frequency
        count may be read from FRQCNT.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENT_VAL
      bit_offset: 10
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TST_OUT
      bit_offset: 11
      bit_width: 1
      description: 'Read only: Test point inside ring oscillator.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR
      bit_offset: 12
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOP_OK
      bit_offset: 13
      bit_width: 1
      description: TRNG_OK_TO_STOP
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRGM
      bit_offset: 16
      bit_width: 1
      description: Programming Mode Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCMISC
    addr: 0x4
    size_bits: 32
    description: RNG Statistical Check Miscellaneous Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1001f
    fields:
    - !Field
      name: LRUN_MAX
      bit_offset: 0
      bit_width: 8
      description: LONG RUN MAX LIMIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRRNG
    addr: 0x8
    size_bits: 32
    description: RNG Poker Range Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9a3
    fields:
    - !Field
      name: PKR_RNG
      bit_offset: 0
      bit_width: 16
      description: Poker Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRMAX
    addr: 0xc
    size_bits: 32
    description: RNG Poker Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6920
    fields:
    - !Field
      name: PKR_MAX
      bit_offset: 0
      bit_width: 24
      description: Poker Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_PKRSQ
    addr: 0xc
    size_bits: 32
    description: RNG Poker Square Calculation Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_SQ
      bit_offset: 0
      bit_width: 24
      description: Poker Square Calculation Result
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SDCTL
    addr: 0x10
    size_bits: 32
    description: RNG Seed Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc8009c4
    fields:
    - !Field
      name: SAMP_SIZE
      bit_offset: 0
      bit_width: 16
      description: Sample Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENT_DLY
      bit_offset: 16
      bit_width: 16
      description: Entropy Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SBLIM
    addr: 0x14
    size_bits: 32
    description: RNG Sparse Bit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: SB_LIM
      bit_offset: 0
      bit_width: 10
      description: Sparse Bit Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_TOTSAM
    addr: 0x14
    size_bits: 32
    description: RNG Total Samples Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TOT_SAM
      bit_offset: 0
      bit_width: 20
      description: Total Samples
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_FRQMIN
    addr: 0x18
    size_bits: 32
    description: RNG Frequency Count Minimum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x640
    fields:
    - !Field
      name: FRQ_MIN
      bit_offset: 0
      bit_width: 22
      description: Frequency Count Minimum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_FRQCNT
    addr: 0x1c
    size_bits: 32
    description: RNG Frequency Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FRQ_CT
      bit_offset: 0
      bit_width: 22
      description: Frequency Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_FRQMAX
    addr: 0x1c
    size_bits: 32
    description: RNG Frequency Count Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6400
    fields:
    - !Field
      name: FRQ_MAX
      bit_offset: 0
      bit_width: 22
      description: Frequency Counter Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCMC
    addr: 0x20
    size_bits: 32
    description: RNG Statistical Check Monobit Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONO_CT
      bit_offset: 0
      bit_width: 16
      description: Monobit Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCML
    addr: 0x20
    size_bits: 32
    description: RNG Statistical Check Monobit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10c0568
    fields:
    - !Field
      name: MONO_MAX
      bit_offset: 0
      bit_width: 16
      description: Monobit Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: MONO_RNG
      bit_offset: 16
      bit_width: 16
      description: Monobit Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR1C
    addr: 0x24
    size_bits: 32
    description: RNG Statistical Check Run Length 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R1_0_CT
      bit_offset: 0
      bit_width: 15
      description: Runs of Zero, Length 1 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R1_1_CT
      bit_offset: 16
      bit_width: 15
      description: Runs of One, Length 1 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR1L
    addr: 0x24
    size_bits: 32
    description: RNG Statistical Check Run Length 1 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb20195
    fields:
    - !Field
      name: RUN1_MAX
      bit_offset: 0
      bit_width: 15
      description: Run Length 1 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN1_RNG
      bit_offset: 16
      bit_width: 15
      description: Run Length 1 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR2C
    addr: 0x28
    size_bits: 32
    description: RNG Statistical Check Run Length 2 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R2_0_CT
      bit_offset: 0
      bit_width: 14
      description: Runs of Zero, Length 2 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R2_1_CT
      bit_offset: 16
      bit_width: 14
      description: Runs of One, Length 2 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR2L
    addr: 0x28
    size_bits: 32
    description: RNG Statistical Check Run Length 2 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7a00dc
    fields:
    - !Field
      name: RUN2_MAX
      bit_offset: 0
      bit_width: 14
      description: Run Length 2 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN2_RNG
      bit_offset: 16
      bit_width: 14
      description: Run Length 2 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR3C
    addr: 0x2c
    size_bits: 32
    description: RNG Statistical Check Run Length 3 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R3_0_CT
      bit_offset: 0
      bit_width: 13
      description: Runs of Zeroes, Length 3 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R3_1_CT
      bit_offset: 16
      bit_width: 13
      description: Runs of Ones, Length 3 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR3L
    addr: 0x2c
    size_bits: 32
    description: RNG Statistical Check Run Length 3 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x58007d
    fields:
    - !Field
      name: RUN3_MAX
      bit_offset: 0
      bit_width: 13
      description: Run Length 3 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN3_RNG
      bit_offset: 16
      bit_width: 13
      description: Run Length 3 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR4C
    addr: 0x30
    size_bits: 32
    description: RNG Statistical Check Run Length 4 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R4_0_CT
      bit_offset: 0
      bit_width: 12
      description: Runs of Zero, Length 4 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R4_1_CT
      bit_offset: 16
      bit_width: 12
      description: Runs of One, Length 4 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR4L
    addr: 0x30
    size_bits: 32
    description: RNG Statistical Check Run Length 4 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40004b
    fields:
    - !Field
      name: RUN4_MAX
      bit_offset: 0
      bit_width: 12
      description: Run Length 4 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN4_RNG
      bit_offset: 16
      bit_width: 12
      description: Run Length 4 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR5C
    addr: 0x34
    size_bits: 32
    description: RNG Statistical Check Run Length 5 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R5_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 5 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R5_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 5 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR5L
    addr: 0x34
    size_bits: 32
    description: RNG Statistical Check Run Length 5 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN5_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 5 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN5_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 5 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_SCR6PC
    addr: 0x38
    size_bits: 32
    description: RNG Statistical Check Run Length 6+ Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R6P_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 6+ Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R6P_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 6+ Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SCR6PL
    addr: 0x38
    size_bits: 32
    description: RNG Statistical Check Run Length 6+ Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN6P_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 6+ Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN6P_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 6+ Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_STATUS
    addr: 0x3c
    size_bits: 32
    description: RNG Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TF1BR0
      bit_offset: 0
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1BR1
      bit_offset: 1
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR0
      bit_offset: 2
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR1
      bit_offset: 3
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR0
      bit_offset: 4
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR1
      bit_offset: 5
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR0
      bit_offset: 6
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR1
      bit_offset: 7
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR0
      bit_offset: 8
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR1
      bit_offset: 9
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR0
      bit_offset: 10
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 0s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR1
      bit_offset: 11
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 1s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFSB
      bit_offset: 12
      bit_width: 1
      description: Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFLR
      bit_offset: 13
      bit_width: 1
      description: Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFP
      bit_offset: 14
      bit_width: 1
      description: Test Fail, Poker. If TFP=1, the Poker Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFMB
      bit_offset: 15
      bit_width: 1
      description: Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETRY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT0
    addr: 0x40
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT1
    addr: 0x44
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT2
    addr: 0x48
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT3
    addr: 0x4c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT4
    addr: 0x50
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT5
    addr: 0x54
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT6
    addr: 0x58
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT7
    addr: 0x5c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT8
    addr: 0x60
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT9
    addr: 0x64
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT10
    addr: 0x68
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT11
    addr: 0x6c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT12
    addr: 0x70
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT13
    addr: 0x74
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT14
    addr: 0x78
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_ENT15
    addr: 0x7c
    size_bits: 32
    description: RNG TRNG Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT10
    addr: 0x80
    size_bits: 32
    description: RNG Statistical Check Poker Count 1 and 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_0_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 0h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_1_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 1h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT32
    addr: 0x84
    size_bits: 32
    description: RNG Statistical Check Poker Count 3 and 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_2_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 2h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_3_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 3h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT54
    addr: 0x88
    size_bits: 32
    description: RNG Statistical Check Poker Count 5 and 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_4_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 4h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_5_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 5h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT76
    addr: 0x8c
    size_bits: 32
    description: RNG Statistical Check Poker Count 7 and 6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_6_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 6h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_7_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 7h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNT98
    addr: 0x90
    size_bits: 32
    description: RNG Statistical Check Poker Count 9 and 8 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_8_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 8h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_9_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 9h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTBA
    addr: 0x94
    size_bits: 32
    description: RNG Statistical Check Poker Count B and A Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_A_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ah Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_B_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Bh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTDC
    addr: 0x98
    size_bits: 32
    description: RNG Statistical Check Poker Count D and C Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_C_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ch Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_D_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Dh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_PKRCNTFE
    addr: 0x9c
    size_bits: 32
    description: RNG Statistical Check Poker Count F and E Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_E_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Eh Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_F_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Fh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_SEC_CFG
    addr: 0xb0
    size_bits: 32
    description: RNG Security Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH0
      bit_offset: 0
      bit_width: 1
      description: Reserved. DRNG specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_PRGM
      bit_offset: 1
      bit_width: 1
      description: If set the TRNG registers cannot be programmed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SK_VAL
      bit_offset: 2
      bit_width: 1
      description: Reserved. DRNG-specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_CTRL
    addr: 0xb4
    size_bits: 32
    description: RNG Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UNUSED
      bit_offset: 3
      bit_width: 29
      description: Reserved but writeable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRNG0_INT_MASK
    addr: 0xb8
    size_bits: 32
    description: RNG Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_INT_STATUS
    addr: 0xbc
    size_bits: 32
    description: RNG Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TRNG0_VID1
    addr: 0xf0
    size_bits: 32
    description: RNG Version ID Register (MS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300100
    fields:
    - !Field
      name: RNG_MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Minor revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's Major revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0x01'
    - !Field
      name: RNG_IP_ID
      bit_offset: 16
      bit_width: 16
      description: Shows the Freescale IP ID.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRNG0_VID2
    addr: 0xf4
    size_bits: 32
    description: RNG Version ID Register (LS)
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RNG_CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Configuaration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ECO_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's ECO revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: Shows the Freescale integration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: RNG_ERA
      bit_offset: 24
      bit_width: 8
      description: Shows the Freescale compile options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
- !Module
  name: SDHC
  description: Secured Digital Host Controller
  base_addr: 0x400b1000
  size: 0x100
  registers:
  - !Register
    name: DSADDR
    addr: 0x0
    size_bits: 32
    description: DMA System Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSADDR
      bit_offset: 2
      bit_width: 30
      description: DMA System Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLKATTR
    addr: 0x4
    size_bits: 32
    description: Block Attributes register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLKSIZE
      bit_offset: 0
      bit_width: 13
      description: Transfer Block Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        511: '111111111'
        512: '1000000000'
        2048: '100000000000'
        4096: '1000000000000'
    - !Field
      name: BLKCNT
      bit_offset: 16
      bit_width: 16
      description: Blocks Count For Current Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        65535: '1111111111111111'
  - !Register
    name: CMDARG
    addr: 0x8
    size_bits: 32
    description: Command Argument register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMDARG
      bit_offset: 0
      bit_width: 32
      description: Command Argument
      read_allowed: true
      write_allowed: true
  - !Register
    name: XFERTYP
    addr: 0xc
    size_bits: 32
    description: Transfer Type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BCEN
      bit_offset: 1
      bit_width: 1
      description: Block Count Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12EN
      bit_offset: 2
      bit_width: 1
      description: Auto CMD12 Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTDSEL
      bit_offset: 4
      bit_width: 1
      description: Data Transfer Direction Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBSEL
      bit_offset: 5
      bit_width: 1
      description: Multi/Single Block Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSPTYP
      bit_offset: 16
      bit_width: 2
      description: Response Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CCCEN
      bit_offset: 19
      bit_width: 1
      description: Command CRC Check Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CICEN
      bit_offset: 20
      bit_width: 1
      description: Command Index Check Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPSEL
      bit_offset: 21
      bit_width: 1
      description: Data Present Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMDTYP
      bit_offset: 22
      bit_width: 2
      description: Command Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CMDINX
      bit_offset: 24
      bit_width: 6
      description: Command Index
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMDRSP0
    addr: 0x10
    size_bits: 32
    description: Command Response 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CMDRSP0
      bit_offset: 0
      bit_width: 32
      description: Command Response 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMDRSP1
    addr: 0x14
    size_bits: 32
    description: Command Response 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CMDRSP1
      bit_offset: 0
      bit_width: 32
      description: Command Response 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMDRSP2
    addr: 0x18
    size_bits: 32
    description: Command Response 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CMDRSP2
      bit_offset: 0
      bit_width: 32
      description: Command Response 2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMDRSP3
    addr: 0x1c
    size_bits: 32
    description: Command Response 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CMDRSP3
      bit_offset: 0
      bit_width: 32
      description: Command Response 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATPORT
    addr: 0x20
    size_bits: 32
    description: Buffer Data Port register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATCONT
      bit_offset: 0
      bit_width: 32
      description: Data Content
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRSSTAT
    addr: 0x24
    size_bits: 32
    description: Present State register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CIHB
      bit_offset: 0
      bit_width: 1
      description: Command Inhibit (CMD)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CDIHB
      bit_offset: 1
      bit_width: 1
      description: Command Inhibit (DAT)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DLA
      bit_offset: 2
      bit_width: 1
      description: Data Line Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SDSTB
      bit_offset: 3
      bit_width: 1
      description: SD Clock Stable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPGOFF
      bit_offset: 4
      bit_width: 1
      description: Bus Clock Gated Off Internally
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HCKOFF
      bit_offset: 5
      bit_width: 1
      description: System Clock Gated Off Internally
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEROFF
      bit_offset: 6
      bit_width: 1
      description: SDHC clock Gated Off Internally
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SDOFF
      bit_offset: 7
      bit_width: 1
      description: SD Clock Gated Off Internally
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WTA
      bit_offset: 8
      bit_width: 1
      description: Write Transfer Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTA
      bit_offset: 9
      bit_width: 1
      description: Read Transfer Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWEN
      bit_offset: 10
      bit_width: 1
      description: Buffer Write Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BREN
      bit_offset: 11
      bit_width: 1
      description: Buffer Read Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINS
      bit_offset: 16
      bit_width: 1
      description: Card Inserted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLSL
      bit_offset: 23
      bit_width: 1
      description: CMD Line Signal Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: DLSL
      bit_offset: 24
      bit_width: 8
      description: DAT Line Signal Level
      read_allowed: true
      write_allowed: false
  - !Register
    name: PROCTL
    addr: 0x28
    size_bits: 32
    description: Protocol Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: LCTL
      bit_offset: 0
      bit_width: 1
      description: LED Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTW
      bit_offset: 1
      bit_width: 2
      description: Data Transfer Width
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: D3CD
      bit_offset: 3
      bit_width: 1
      description: DAT3 As Card Detection Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMODE
      bit_offset: 4
      bit_width: 2
      description: Endian Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CDTL
      bit_offset: 6
      bit_width: 1
      description: Card Detect Test Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CDSS
      bit_offset: 7
      bit_width: 1
      description: Card Detect Signal Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAS
      bit_offset: 8
      bit_width: 2
      description: DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: SABGREQ
      bit_offset: 16
      bit_width: 1
      description: Stop At Block Gap Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CREQ
      bit_offset: 17
      bit_width: 1
      description: Continue Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWCTL
      bit_offset: 18
      bit_width: 1
      description: Read Wait Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IABG
      bit_offset: 19
      bit_width: 1
      description: Interrupt At Block Gap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WECINT
      bit_offset: 24
      bit_width: 1
      description: Wakeup Event Enable On Card Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WECINS
      bit_offset: 25
      bit_width: 1
      description: Wakeup Event Enable On SD Card Insertion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WECRM
      bit_offset: 26
      bit_width: 1
      description: Wakeup Event Enable On SD Card Removal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SYSCTL
    addr: 0x2c
    size_bits: 32
    description: System Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8008
    fields:
    - !Field
      name: IPGEN
      bit_offset: 0
      bit_width: 1
      description: IPG Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HCKEN
      bit_offset: 1
      bit_width: 1
      description: System Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEREN
      bit_offset: 2
      bit_width: 1
      description: Peripheral Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SDCLKEN
      bit_offset: 3
      bit_width: 1
      description: SD Clock Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DVS
      bit_offset: 4
      bit_width: 4
      description: Divisor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        14: '1110'
        15: '1111'
    - !Field
      name: SDCLKFS
      bit_offset: 8
      bit_width: 8
      description: SDCLK Frequency Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
        2: '10'
        4: '100'
        8: '1000'
        16: '10000'
        32: '100000'
        64: '1000000'
        128: '10000000'
    - !Field
      name: DTOCV
      bit_offset: 16
      bit_width: 4
      description: Data Timeout Counter Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        14: '1110'
    - !Field
      name: RSTA
      bit_offset: 24
      bit_width: 1
      description: Software Reset For ALL
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTC
      bit_offset: 25
      bit_width: 1
      description: Software Reset For CMD Line
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTD
      bit_offset: 26
      bit_width: 1
      description: Software Reset For DAT Line
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITA
      bit_offset: 27
      bit_width: 1
      description: Initialization Active
      read_allowed: true
      write_allowed: true
  - !Register
    name: IRQSTAT
    addr: 0x30
    size_bits: 32
    description: Interrupt Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 1
      description: Command Complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 1
      bit_width: 1
      description: Transfer Complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGE
      bit_offset: 2
      bit_width: 1
      description: Block Gap Event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DINT
      bit_offset: 3
      bit_width: 1
      description: DMA Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWR
      bit_offset: 4
      bit_width: 1
      description: Buffer Write Ready
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRR
      bit_offset: 5
      bit_width: 1
      description: Buffer Read Ready
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINS
      bit_offset: 6
      bit_width: 1
      description: Card Insertion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRM
      bit_offset: 7
      bit_width: 1
      description: Card Removal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINT
      bit_offset: 8
      bit_width: 1
      description: Card Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTOE
      bit_offset: 16
      bit_width: 1
      description: Command Timeout Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCE
      bit_offset: 17
      bit_width: 1
      description: Command CRC Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CEBE
      bit_offset: 18
      bit_width: 1
      description: Command End Bit Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIE
      bit_offset: 19
      bit_width: 1
      description: Command Index Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTOE
      bit_offset: 20
      bit_width: 1
      description: Data Timeout Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCE
      bit_offset: 21
      bit_width: 1
      description: Data CRC Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEBE
      bit_offset: 22
      bit_width: 1
      description: Data End Bit Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12E
      bit_offset: 24
      bit_width: 1
      description: Auto CMD12 Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAE
      bit_offset: 28
      bit_width: 1
      description: DMA Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IRQSTATEN
    addr: 0x34
    size_bits: 32
    description: Interrupt Status Enable register
    read_allowed: true
    write_allowed: true
    reset_value: 0x117f013f
    fields:
    - !Field
      name: CCSEN
      bit_offset: 0
      bit_width: 1
      description: Command Complete Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCSEN
      bit_offset: 1
      bit_width: 1
      description: Transfer Complete Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGESEN
      bit_offset: 2
      bit_width: 1
      description: Block Gap Event Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DINTSEN
      bit_offset: 3
      bit_width: 1
      description: DMA Interrupt Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWRSEN
      bit_offset: 4
      bit_width: 1
      description: Buffer Write Ready Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRRSEN
      bit_offset: 5
      bit_width: 1
      description: Buffer Read Ready Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINSEN
      bit_offset: 6
      bit_width: 1
      description: Card Insertion Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRMSEN
      bit_offset: 7
      bit_width: 1
      description: Card Removal Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINTSEN
      bit_offset: 8
      bit_width: 1
      description: Card Interrupt Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTOESEN
      bit_offset: 16
      bit_width: 1
      description: Command Timeout Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCESEN
      bit_offset: 17
      bit_width: 1
      description: Command CRC Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CEBESEN
      bit_offset: 18
      bit_width: 1
      description: Command End Bit Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIESEN
      bit_offset: 19
      bit_width: 1
      description: Command Index Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTOESEN
      bit_offset: 20
      bit_width: 1
      description: Data Timeout Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCESEN
      bit_offset: 21
      bit_width: 1
      description: Data CRC Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEBESEN
      bit_offset: 22
      bit_width: 1
      description: Data End Bit Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12ESEN
      bit_offset: 24
      bit_width: 1
      description: Auto CMD12 Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAESEN
      bit_offset: 28
      bit_width: 1
      description: DMA Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IRQSIGEN
    addr: 0x38
    size_bits: 32
    description: Interrupt Signal Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCIEN
      bit_offset: 0
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIEN
      bit_offset: 1
      bit_width: 1
      description: Transfer Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGEIEN
      bit_offset: 2
      bit_width: 1
      description: Block Gap Event Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DINTIEN
      bit_offset: 3
      bit_width: 1
      description: DMA Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWRIEN
      bit_offset: 4
      bit_width: 1
      description: Buffer Write Ready Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRRIEN
      bit_offset: 5
      bit_width: 1
      description: Buffer Read Ready Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINSIEN
      bit_offset: 6
      bit_width: 1
      description: Card Insertion Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRMIEN
      bit_offset: 7
      bit_width: 1
      description: Card Removal Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CINTIEN
      bit_offset: 8
      bit_width: 1
      description: Card Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTOEIEN
      bit_offset: 16
      bit_width: 1
      description: Command Timeout Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCEIEN
      bit_offset: 17
      bit_width: 1
      description: Command CRC Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CEBEIEN
      bit_offset: 18
      bit_width: 1
      description: Command End Bit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIEIEN
      bit_offset: 19
      bit_width: 1
      description: Command Index Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DTOEIEN
      bit_offset: 20
      bit_width: 1
      description: Data Timeout Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCEIEN
      bit_offset: 21
      bit_width: 1
      description: Data CRC Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEBEIEN
      bit_offset: 22
      bit_width: 1
      description: Data End Bit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12EIEN
      bit_offset: 24
      bit_width: 1
      description: Auto CMD12 Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEIEN
      bit_offset: 28
      bit_width: 1
      description: DMA Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: AC12ERR
    addr: 0x3c
    size_bits: 32
    description: Auto CMD12 Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AC12NE
      bit_offset: 0
      bit_width: 1
      description: Auto CMD12 Not Executed
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12TOE
      bit_offset: 1
      bit_width: 1
      description: Auto CMD12 Timeout Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12EBE
      bit_offset: 2
      bit_width: 1
      description: Auto CMD12 End Bit Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12CE
      bit_offset: 3
      bit_width: 1
      description: Auto CMD12 CRC Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC12IE
      bit_offset: 4
      bit_width: 1
      description: Auto CMD12 Index Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CNIBAC12E
      bit_offset: 7
      bit_width: 1
      description: Command Not Issued By Auto CMD12 Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HTCAPBLT
    addr: 0x40
    size_bits: 32
    description: Host Controller Capabilities
    read_allowed: true
    write_allowed: false
    reset_value: 0x7f30000
    fields:
    - !Field
      name: MBL
      bit_offset: 16
      bit_width: 3
      description: Max Block Length
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: ADMAS
      bit_offset: 20
      bit_width: 1
      description: ADMA Support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSS
      bit_offset: 21
      bit_width: 1
      description: High Speed Support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAS
      bit_offset: 22
      bit_width: 1
      description: DMA Support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRS
      bit_offset: 23
      bit_width: 1
      description: Suspend/Resume Support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VS33
      bit_offset: 24
      bit_width: 1
      description: Voltage Support 3.3 V
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WML
    addr: 0x44
    size_bits: 32
    description: Watermark Level Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100010
    fields:
    - !Field
      name: RDWML
      bit_offset: 0
      bit_width: 8
      description: Read Watermark Level
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRWML
      bit_offset: 16
      bit_width: 8
      description: Write Watermark Level
      read_allowed: true
      write_allowed: true
  - !Register
    name: FEVT
    addr: 0x50
    size_bits: 32
    description: Force Event register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: AC12NE
      bit_offset: 0
      bit_width: 1
      description: Force Event Auto Command 12 Not Executed
      read_allowed: false
      write_allowed: true
    - !Field
      name: AC12TOE
      bit_offset: 1
      bit_width: 1
      description: Force Event Auto Command 12 Time Out Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: AC12CE
      bit_offset: 2
      bit_width: 1
      description: Force Event Auto Command 12 CRC Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: AC12EBE
      bit_offset: 3
      bit_width: 1
      description: Force Event Auto Command 12 End Bit Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: AC12IE
      bit_offset: 4
      bit_width: 1
      description: Force Event Auto Command 12 Index Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNIBAC12E
      bit_offset: 7
      bit_width: 1
      description: Force Event Command Not Executed By Auto Command 12 Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTOE
      bit_offset: 16
      bit_width: 1
      description: Force Event Command Time Out Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CCE
      bit_offset: 17
      bit_width: 1
      description: Force Event Command CRC Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CEBE
      bit_offset: 18
      bit_width: 1
      description: Force Event Command End Bit Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CIE
      bit_offset: 19
      bit_width: 1
      description: Force Event Command Index Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: DTOE
      bit_offset: 20
      bit_width: 1
      description: Force Event Data Time Out Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCE
      bit_offset: 21
      bit_width: 1
      description: Force Event Data CRC Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: DEBE
      bit_offset: 22
      bit_width: 1
      description: Force Event Data End Bit Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: AC12E
      bit_offset: 24
      bit_width: 1
      description: Force Event Auto Command 12 Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMAE
      bit_offset: 28
      bit_width: 1
      description: Force Event DMA Error
      read_allowed: false
      write_allowed: true
    - !Field
      name: CINT
      bit_offset: 31
      bit_width: 1
      description: Force Event Card Interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: ADMAES
    addr: 0x54
    size_bits: 32
    description: ADMA Error Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADMAES
      bit_offset: 0
      bit_width: 2
      description: ADMA Error State (When ADMA Error Is Occurred.)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADMALME
      bit_offset: 2
      bit_width: 1
      description: ADMA Length Mismatch Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADMADCE
      bit_offset: 3
      bit_width: 1
      description: ADMA Descriptor Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ADSADDR
    addr: 0x58
    size_bits: 32
    description: ADMA System Addressregister
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADSADDR
      bit_offset: 2
      bit_width: 30
      description: ADMA System Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: VENDOR
    addr: 0xc0
    size_bits: 32
    description: Vendor Specific register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EXBLKNU
      bit_offset: 1
      bit_width: 1
      description: Exact Block Number Block Read Enable For SDIO CMD53
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTSTVAL
      bit_offset: 16
      bit_width: 8
      description: Internal State Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: MMCBOOT
    addr: 0xc4
    size_bits: 32
    description: MMC Boot register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTOCVACK
      bit_offset: 0
      bit_width: 4
      description: Boot ACK Time Out Counter Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        14: '1110'
    - !Field
      name: BOOTACK
      bit_offset: 4
      bit_width: 1
      description: Boot Ack Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOOTMODE
      bit_offset: 5
      bit_width: 1
      description: Boot Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOOTEN
      bit_offset: 6
      bit_width: 1
      description: Boot Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AUTOSABGEN
      bit_offset: 7
      bit_width: 1
      description: When boot, enable auto stop at block gap function
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOOTBLKCNT
      bit_offset: 16
      bit_width: 16
      description: Defines the stop at block gap value of automatic mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOSTVER
    addr: 0xfc
    size_bits: 32
    description: Host Controller Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x1201
    fields:
    - !Field
      name: SVN
      bit_offset: 0
      bit_width: 8
      description: Specification Version Number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '1'
    - !Field
      name: VVN
      bit_offset: 8
      bit_width: 8
      description: Vendor Version Number
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        16: '10000'
        17: '10001'
        18: '10010'
- !Module
  name: LPUART0
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x400c4000
  size: 0x20
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 8
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FIFO
    addr: 0x18
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x22
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WATER
    addr: 0x1c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART1
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x400c5000
  size: 0x20
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 8
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FIFO
    addr: 0x18
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x22
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WATER
    addr: 0x1c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART2
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x400c6000
  size: 0x20
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 8
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FIFO
    addr: 0x18
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x22
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WATER
    addr: 0x1c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART3
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x400c7000
  size: 0x20
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 8
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FIFO
    addr: 0x18
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x22
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WATER
    addr: 0x1c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART4
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x400d6000
  size: 0x20
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 8
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FIFO
    addr: 0x18
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x22
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WATER
    addr: 0x1c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: TPM1
  description: Timer/PWM Module
  base_addr: 0x400c9000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TPM2
  description: Timer/PWM Module
  base_addr: 0x400ca000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x8
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x50
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x64
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x70
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x78
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x80
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x84
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
  - !Register
    name: C0SC
    addr: 0xc
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x14
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x10
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x18
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: DAC0
  description: 12-Bit Digital-to-Analog Converter
  base_addr: 0x400cc000
  size: 0x24
  registers:
  - !Register
    name: SR
    addr: 0x20
    size_bits: 8
    description: DAC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DACBFRPBF
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFRPTF
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFWMF
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0
    addr: 0x21
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBBIEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBTIEN
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBWIEN
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPEN
      bit_offset: 3
      bit_width: 1
      description: DAC Low Power Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACSWTRG
      bit_offset: 4
      bit_width: 1
      description: DAC Software Trigger
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACTRGSEL
      bit_offset: 5
      bit_width: 1
      description: DAC Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACRFS
      bit_offset: 6
      bit_width: 1
      description: DAC Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x22
    size_bits: 8
    description: DAC Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBFEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFMD
      bit_offset: 1
      bit_width: 2
      description: DAC Buffer Work Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DACBFWM
      bit_offset: 3
      bit_width: 2
      description: DAC Buffer Watermark Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMAEN
      bit_offset: 7
      bit_width: 1
      description: DMA Enable Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x23
    size_bits: 8
    description: DAC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: DACBFUP
      bit_offset: 0
      bit_width: 4
      description: DAC Buffer Upper Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DACBFRP
      bit_offset: 4
      bit_width: 4
      description: DAC Buffer Read Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0L
    addr: 0x0
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1L
    addr: 0x2
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT2L
    addr: 0x4
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT3L
    addr: 0x6
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT4L
    addr: 0x8
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT5L
    addr: 0xa
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT6L
    addr: 0xc
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT7L
    addr: 0xe
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT8L
    addr: 0x10
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT9L
    addr: 0x12
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT10L
    addr: 0x14
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT11L
    addr: 0x16
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT12L
    addr: 0x18
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT13L
    addr: 0x1a
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT14L
    addr: 0x1c
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT15L
    addr: 0x1e
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0H
    addr: 0x1
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1H
    addr: 0x3
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT2H
    addr: 0x5
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT3H
    addr: 0x7
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT4H
    addr: 0x9
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT5H
    addr: 0xb
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT6H
    addr: 0xd
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT7H
    addr: 0xf
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT8H
    addr: 0x11
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT9H
    addr: 0x13
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT10H
    addr: 0x15
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT11H
    addr: 0x17
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT12H
    addr: 0x19
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT13H
    addr: 0x1b
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT14H
    addr: 0x1d
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT15H
    addr: 0x1f
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
- !Module
  name: LTC0
  description: LTC
  base_addr: 0x400d1000
  size: 0xf00
  registers:
  - !Register
    name: LTC0_MD
    addr: 0x0
    size_bits: 32
    description: LTC Mode Register (non-PKHA/non-RNG use)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 0
      bit_width: 1
      description: Encrypt/Decrypt. This bit selects encryption or decryption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICV_TEST
      bit_offset: 1
      bit_width: 1
      description: ICV Checking / Test AES fault detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: AS
      bit_offset: 2
      bit_width: 2
      description: Algorithm State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AAI
      bit_offset: 4
      bit_width: 9
      description: Additional Algorithm information
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALG
      bit_offset: 16
      bit_width: 8
      description: Algorithm. This field specifies which algorithm is being selected.
      read_allowed: true
      write_allowed: true
      enum_values:
        16: '00010000'
        32: '00100000'
        33: '00100001'
  - !Register
    name: LTC0_MDPK
    addr: 0x0
    size_bits: 32
    description: LTC Mode Register (PublicKey)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_MODE_LS
      bit_offset: 0
      bit_width: 12
      description: PKHA_MODE least significant 12 bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKHA_MODE_MS
      bit_offset: 16
      bit_width: 4
      description: PKHA_MODE most-significant 4 bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALG
      bit_offset: 20
      bit_width: 4
      description: Algorithm. This field specifies which algorithm is being selected.
      read_allowed: true
      write_allowed: true
      enum_values:
        8: '1000'
  - !Register
    name: LTC0_KS
    addr: 0x8
    size_bits: 32
    description: LTC Key Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KS
      bit_offset: 0
      bit_width: 6
      description: Key Size. This is the size of a Key measured in bytes
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_DS
    addr: 0x10
    size_bits: 32
    description: LTC Data Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DS
      bit_offset: 0
      bit_width: 12
      description: Data Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_ICVS
    addr: 0x18
    size_bits: 32
    description: LTC ICV Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICVS
      bit_offset: 0
      bit_width: 5
      description: ICV Size, in Bytes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_COM
    addr: 0x30
    size_bits: 32
    description: LTC Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALL
      bit_offset: 0
      bit_width: 1
      description: Reset All Internal Logic
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AES
      bit_offset: 1
      bit_width: 1
      description: Reset AESA. Writing a 1 to this bit resets the AES Accelerator
        core engine.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DES
      bit_offset: 2
      bit_width: 1
      description: Reset DESA. Writing a 1 to this bit resets the DES Accelerator.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PK
      bit_offset: 6
      bit_width: 1
      description: Reset PKHA. Writing a 1 to this bit resets the Public Key Hardware
        Accelerator.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTC0_CTL
    addr: 0x34
    size_bits: 32
    description: LTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IM
      bit_offset: 0
      bit_width: 1
      description: Interrupt Mask. Once this bit is set, it can only be cleared by
        hard reset.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDE
      bit_offset: 4
      bit_width: 1
      description: PKHA Register DMA Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFE
      bit_offset: 8
      bit_width: 1
      description: Input FIFO DMA Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFR
      bit_offset: 9
      bit_width: 1
      description: Input FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFE
      bit_offset: 12
      bit_width: 1
      description: Output FIFO DMA Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFR
      bit_offset: 13
      bit_width: 1
      description: Output FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFS
      bit_offset: 16
      bit_width: 1
      description: Input FIFO Byte Swap. Byte swap all data that is written to the
        Input FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFS
      bit_offset: 17
      bit_width: 1
      description: Output FIFO Byte Swap. Byte swap all data that is read from the
        Onput FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KIS
      bit_offset: 20
      bit_width: 1
      description: Key Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KOS
      bit_offset: 21
      bit_width: 1
      description: Key Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIS
      bit_offset: 22
      bit_width: 1
      description: Context Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 23
      bit_width: 1
      description: Context Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KAL
      bit_offset: 31
      bit_width: 1
      description: Key Register Access Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTC0_CW
    addr: 0x40
    size_bits: 32
    description: LTC Clear Written Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 1
      description: Clear the Mode Register. Writing a one to this bit causes the Mode
        Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CDS
      bit_offset: 2
      bit_width: 1
      description: Clear the Data Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CICV
      bit_offset: 3
      bit_width: 1
      description: Clear the ICV Size Register. Writing a one to this bit causes the
        ICV Size Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CCR
      bit_offset: 5
      bit_width: 1
      description: Clear the Context Register. Writing a one to this bit causes the
        Context Register to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CKR
      bit_offset: 6
      bit_width: 1
      description: Clear the Key Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CPKA
      bit_offset: 12
      bit_width: 1
      description: Clear the PKHA A Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CPKB
      bit_offset: 13
      bit_width: 1
      description: Clear the PKHA B Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CPKN
      bit_offset: 14
      bit_width: 1
      description: Clear the PKHA N Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CPKE
      bit_offset: 15
      bit_width: 1
      description: Clear the PKHA E Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: COF
      bit_offset: 30
      bit_width: 1
      description: Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO
        to be cleared.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CIF
      bit_offset: 31
      bit_width: 1
      description: Clear Input FIFO. Writing a 1 to this bit causes the Input Data
        FIFO.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC0_STA
    addr: 0x48
    size_bits: 32
    description: LTC Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AB
      bit_offset: 1
      bit_width: 1
      description: AESA Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DB
      bit_offset: 2
      bit_width: 1
      description: DESA Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PB
      bit_offset: 6
      bit_width: 1
      description: PKHA Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DI
      bit_offset: 16
      bit_width: 1
      description: Done Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: EI
      bit_offset: 20
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PKP
      bit_offset: 28
      bit_width: 1
      description: Public Key is Prime
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKO
      bit_offset: 29
      bit_width: 1
      description: Public Key Operation is One
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKZ
      bit_offset: 30
      bit_width: 1
      description: Public Key Operation is Zero
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_ESTA
    addr: 0x4c
    size_bits: 32
    description: LTC Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERRID1
      bit_offset: 0
      bit_width: 4
      description: Error ID 1
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        15: '1111'
    - !Field
      name: CL1
      bit_offset: 8
      bit_width: 4
      description: algorithms. The algorithms field indicates which algorithm is asserting
        an error. Others reserved
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        8: '1000'
  - !Register
    name: LTC0_AADSZ
    addr: 0x58
    size_bits: 32
    description: LTC AAD Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AADSZ
      bit_offset: 0
      bit_width: 4
      description: AAD size in Bytes, mod 16.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AL
      bit_offset: 31
      bit_width: 1
      description: AAD Last. Only AAD data will be written into the Input FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_IVSZ
    addr: 0x60
    size_bits: 32
    description: LTC IV Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IVSZ
      bit_offset: 0
      bit_width: 4
      description: IV size in Bytes, mod 16.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IL
      bit_offset: 31
      bit_width: 1
      description: IV Last. Only IV data will be written into the Input FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_DPAMS
    addr: 0x68
    size_bits: 32
    description: LTC DPA Mask Seed Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DPAMS
      bit_offset: 0
      bit_width: 32
      description: Differential Power Analysis Mask Seed
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC0_PKASZ
    addr: 0x80
    size_bits: 32
    description: LTC PKHA A Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKASZ
      bit_offset: 0
      bit_width: 9
      description: PKHA A Size. This is the size of the numeric value, in bytes, contained
        within the PKHA A Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKBSZ
    addr: 0x88
    size_bits: 32
    description: LTC PKHA B Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKBSZ
      bit_offset: 0
      bit_width: 9
      description: PKHA B Size. This is the size of the numeric value, in bytes, contained
        within the PKHA B Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKNSZ
    addr: 0x90
    size_bits: 32
    description: LTC PKHA N Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKNSZ
      bit_offset: 0
      bit_width: 9
      description: PKHA N Size. This is the size of the numeric value, in bytes, contained
        within the PKHA N Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKESZ
    addr: 0x98
    size_bits: 32
    description: LTC PKHA E Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKESZ
      bit_offset: 0
      bit_width: 9
      description: PKHA E Size. This is the size of the numeric value, in bytes, contained
        within the PKHA E Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_0
    addr: 0x100
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_1
    addr: 0x104
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_2
    addr: 0x108
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_3
    addr: 0x10c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_4
    addr: 0x110
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_5
    addr: 0x114
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_6
    addr: 0x118
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_7
    addr: 0x11c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_8
    addr: 0x120
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_9
    addr: 0x124
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_10
    addr: 0x128
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_11
    addr: 0x12c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_12
    addr: 0x130
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_13
    addr: 0x134
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_14
    addr: 0x138
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_CTX_15
    addr: 0x13c
    size_bits: 32
    description: LTC Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_0
    addr: 0x200
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_1
    addr: 0x204
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_2
    addr: 0x208
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_3
    addr: 0x20c
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_4
    addr: 0x210
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_5
    addr: 0x214
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_6
    addr: 0x218
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_KEY_7
    addr: 0x21c
    size_bits: 32
    description: LTC Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_RNG4_DRNG_STATUS
    addr: 0x300
    size_bits: 32
    description: LTC RNG4 DRNG Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IF0
      bit_offset: 0
      bit_width: 1
      description: Instantiated Flag 0. State Handle 0 has been instantiated.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IF1
      bit_offset: 1
      bit_width: 1
      description: Instantiated Flag 1. State Handle 1 has been instantiated.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PR0
      bit_offset: 4
      bit_width: 1
      description: Prediction Resistance State Handle 0
      read_allowed: true
      write_allowed: false
    - !Field
      name: PR1
      bit_offset: 5
      bit_width: 1
      description: Prediction Resistance State Handle 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF0
      bit_offset: 8
      bit_width: 1
      description: Test Flag State Handle 0. State Handle 0 has been instantiated
        as a test (deterministic) instance.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1
      bit_offset: 9
      bit_width: 1
      description: Test Flag State Handle 1. State Handle 1 has been instantiated
        as a test (deterministic) instance.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERRCODE
      bit_offset: 16
      bit_width: 4
      description: Error Code
      read_allowed: true
      write_allowed: false
    - !Field
      name: CE
      bit_offset: 20
      bit_width: 1
      description: Catastrophic Error
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_RNG4_DRNG_INTERVAL_0
    addr: 0x310
    size_bits: 32
    description: LTC RNG4 DRNG Interval 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESINT0
      bit_offset: 0
      bit_width: 32
      description: This read-only register holds the Reseed Interval for State Handle
        0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_RNG4_DRNG_INTERVAL_1
    addr: 0x314
    size_bits: 32
    description: LTC RNG4 DRNG Interval 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESINT1
      bit_offset: 0
      bit_width: 32
      description: This read-only register holds the Reseed Interval for State Handle
        1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_RNG4_DRNG_HASH_CONTROL
    addr: 0x340
    size_bits: 32
    description: LTC RNG4 DRNG Hash Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HD
      bit_offset: 0
      bit_width: 1
      description: Hashing Done. This bit asserts when the hashing engine is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HB
      bit_offset: 1
      bit_width: 1
      description: Hashing Begin. Writing this bit will cause the Hashing Engine to
        begin hashing.
      read_allowed: false
      write_allowed: true
    - !Field
      name: HI
      bit_offset: 2
      bit_width: 1
      description: Hashing Initialize. Writing this bit will initialize the Hashing
        Engine.
      read_allowed: false
      write_allowed: true
    - !Field
      name: HTM
      bit_offset: 3
      bit_width: 1
      description: Hashing Test Mode. Writing this bit will put RNG in Hashing Test
        Mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HTC
      bit_offset: 4
      bit_width: 1
      description: Hashing Test Mode Clear. Writing this bit will take the RNG out
        of hashing test mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC0_RNG4_DRNG_HASH_DIGEST
    addr: 0x344
    size_bits: 32
    description: LTC RNG4 DRNG Hash Digest Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HASHMD
      bit_offset: 0
      bit_width: 32
      description: Hashing Message Digest Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_RNG4_DRNG_DEBUG_BUFFER
    addr: 0x348
    size_bits: 32
    description: LTC RNG4 DRNG Debug Buffer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: HASHBUF
      bit_offset: 0
      bit_width: 32
      description: This write-only register provides access to the internal SHA-256
        hashing engine's 64-byte buffer
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC0_VID1
    addr: 0x4f0
    size_bits: 32
    description: LTC Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x340100
    fields:
    - !Field
      name: MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Minor revision number(0x00).
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Major revision number(0x01).
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: ID(0x0038).
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_CHAVID
    addr: 0x4f8
    size_bits: 32
    description: LTC CHA Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x440151
    fields:
    - !Field
      name: AESREV
      bit_offset: 0
      bit_width: 4
      description: AES Revision Number(0x1).
      read_allowed: true
      write_allowed: false
    - !Field
      name: AESVID
      bit_offset: 4
      bit_width: 4
      description: AES Version ID(0x5).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DESREV
      bit_offset: 8
      bit_width: 4
      description: DES Revision Number(0x1).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DESVID
      bit_offset: 12
      bit_width: 4
      description: DES Version ID(0x0).
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKHAREV
      bit_offset: 16
      bit_width: 4
      description: PK Revision Number(0x4).
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKHAVID
      bit_offset: 20
      bit_width: 4
      description: PK Version ID(0x4).
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_FIFOSTA
    addr: 0x7c0
    size_bits: 32
    description: LTC FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IFL
      bit_offset: 0
      bit_width: 7
      description: Input FIFO Level. These bits indicate the current number of entries
        in the Input FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IFF
      bit_offset: 15
      bit_width: 1
      description: Input FIFO Full. The Input FIFO is full and should not be written
        to.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OFL
      bit_offset: 16
      bit_width: 7
      description: Output FIFO Level. These bits indicate the current number of entries
        in the Output FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: 'OFF'
      bit_offset: 31
      bit_width: 1
      description: Output FIFO Full. The Output FIFO is full and should not be written
        to.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_IFIFO
    addr: 0x7e0
    size_bits: 32
    description: LTC Input Data FIFO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: IFIFO
      bit_offset: 0
      bit_width: 32
      description: IFIFO
      read_allowed: false
      write_allowed: true
  - !Register
    name: LTC0_OFIFO
    addr: 0x7f0
    size_bits: 32
    description: LTC Output Data FIFO
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OFIFO
      bit_offset: 0
      bit_width: 32
      description: Output FIFO
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTC0_PKA0_0
    addr: 0x800
    size_bits: 32
    description: LTC PKHA A0 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_0
    addr: 0x800
    size_bits: 32
    description: LTC PKHA A 0 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_1
    addr: 0x804
    size_bits: 32
    description: LTC PKHA A0 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_1
    addr: 0x804
    size_bits: 32
    description: LTC PKHA A 1 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_2
    addr: 0x808
    size_bits: 32
    description: LTC PKHA A0 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_2
    addr: 0x808
    size_bits: 32
    description: LTC PKHA A 2 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_3
    addr: 0x80c
    size_bits: 32
    description: LTC PKHA A0 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_3
    addr: 0x80c
    size_bits: 32
    description: LTC PKHA A 3 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_4
    addr: 0x810
    size_bits: 32
    description: LTC PKHA A0 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_4
    addr: 0x810
    size_bits: 32
    description: LTC PKHA A 4 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_5
    addr: 0x814
    size_bits: 32
    description: LTC PKHA A0 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_5
    addr: 0x814
    size_bits: 32
    description: LTC PKHA A 5 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_6
    addr: 0x818
    size_bits: 32
    description: LTC PKHA A0 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_6
    addr: 0x818
    size_bits: 32
    description: LTC PKHA A 6 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_7
    addr: 0x81c
    size_bits: 32
    description: LTC PKHA A0 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_7
    addr: 0x81c
    size_bits: 32
    description: LTC PKHA A 7 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_8
    addr: 0x820
    size_bits: 32
    description: LTC PKHA A0 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_8
    addr: 0x820
    size_bits: 32
    description: LTC PKHA A 8 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_9
    addr: 0x824
    size_bits: 32
    description: LTC PKHA A0 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_9
    addr: 0x824
    size_bits: 32
    description: LTC PKHA A 9 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_10
    addr: 0x828
    size_bits: 32
    description: LTC PKHA A0 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_10
    addr: 0x828
    size_bits: 32
    description: LTC PKHA A 10 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_11
    addr: 0x82c
    size_bits: 32
    description: LTC PKHA A0 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_11
    addr: 0x82c
    size_bits: 32
    description: LTC PKHA A 11 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_12
    addr: 0x830
    size_bits: 32
    description: LTC PKHA A0 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_12
    addr: 0x830
    size_bits: 32
    description: LTC PKHA A 12 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_13
    addr: 0x834
    size_bits: 32
    description: LTC PKHA A0 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_13
    addr: 0x834
    size_bits: 32
    description: LTC PKHA A 13 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_14
    addr: 0x838
    size_bits: 32
    description: LTC PKHA A0 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_14
    addr: 0x838
    size_bits: 32
    description: LTC PKHA A 14 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA0_15
    addr: 0x83c
    size_bits: 32
    description: LTC PKHA A0 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A0
      bit_offset: 0
      bit_width: 32
      description: A0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_15
    addr: 0x83c
    size_bits: 32
    description: LTC PKHA A 15 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_0
    addr: 0x840
    size_bits: 32
    description: LTC PKHA A1 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_16
    addr: 0x840
    size_bits: 32
    description: LTC PKHA A 16 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_1
    addr: 0x844
    size_bits: 32
    description: LTC PKHA A1 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_17
    addr: 0x844
    size_bits: 32
    description: LTC PKHA A 17 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_2
    addr: 0x848
    size_bits: 32
    description: LTC PKHA A1 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_18
    addr: 0x848
    size_bits: 32
    description: LTC PKHA A 18 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_3
    addr: 0x84c
    size_bits: 32
    description: LTC PKHA A1 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_19
    addr: 0x84c
    size_bits: 32
    description: LTC PKHA A 19 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_4
    addr: 0x850
    size_bits: 32
    description: LTC PKHA A1 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_20
    addr: 0x850
    size_bits: 32
    description: LTC PKHA A 20 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_5
    addr: 0x854
    size_bits: 32
    description: LTC PKHA A1 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_21
    addr: 0x854
    size_bits: 32
    description: LTC PKHA A 21 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_6
    addr: 0x858
    size_bits: 32
    description: LTC PKHA A1 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_22
    addr: 0x858
    size_bits: 32
    description: LTC PKHA A 22 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_7
    addr: 0x85c
    size_bits: 32
    description: LTC PKHA A1 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_23
    addr: 0x85c
    size_bits: 32
    description: LTC PKHA A 23 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_8
    addr: 0x860
    size_bits: 32
    description: LTC PKHA A1 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_24
    addr: 0x860
    size_bits: 32
    description: LTC PKHA A 24 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_9
    addr: 0x864
    size_bits: 32
    description: LTC PKHA A1 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_25
    addr: 0x864
    size_bits: 32
    description: LTC PKHA A 25 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_10
    addr: 0x868
    size_bits: 32
    description: LTC PKHA A1 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_26
    addr: 0x868
    size_bits: 32
    description: LTC PKHA A 26 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_11
    addr: 0x86c
    size_bits: 32
    description: LTC PKHA A1 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_27
    addr: 0x86c
    size_bits: 32
    description: LTC PKHA A 27 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_12
    addr: 0x870
    size_bits: 32
    description: LTC PKHA A1 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_28
    addr: 0x870
    size_bits: 32
    description: LTC PKHA A 28 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_13
    addr: 0x874
    size_bits: 32
    description: LTC PKHA A1 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_29
    addr: 0x874
    size_bits: 32
    description: LTC PKHA A 29 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_14
    addr: 0x878
    size_bits: 32
    description: LTC PKHA A1 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_30
    addr: 0x878
    size_bits: 32
    description: LTC PKHA A 30 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA1_15
    addr: 0x87c
    size_bits: 32
    description: LTC PKHA A1 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A1
      bit_offset: 0
      bit_width: 32
      description: A1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_31
    addr: 0x87c
    size_bits: 32
    description: LTC PKHA A 31 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_0
    addr: 0x880
    size_bits: 32
    description: LTC PKHA A2 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_32
    addr: 0x880
    size_bits: 32
    description: LTC PKHA A 32 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_1
    addr: 0x884
    size_bits: 32
    description: LTC PKHA A2 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_33
    addr: 0x884
    size_bits: 32
    description: LTC PKHA A 33 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_2
    addr: 0x888
    size_bits: 32
    description: LTC PKHA A2 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_34
    addr: 0x888
    size_bits: 32
    description: LTC PKHA A 34 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_3
    addr: 0x88c
    size_bits: 32
    description: LTC PKHA A2 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_35
    addr: 0x88c
    size_bits: 32
    description: LTC PKHA A 35 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_4
    addr: 0x890
    size_bits: 32
    description: LTC PKHA A2 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_36
    addr: 0x890
    size_bits: 32
    description: LTC PKHA A 36 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_5
    addr: 0x894
    size_bits: 32
    description: LTC PKHA A2 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_37
    addr: 0x894
    size_bits: 32
    description: LTC PKHA A 37 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_6
    addr: 0x898
    size_bits: 32
    description: LTC PKHA A2 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_38
    addr: 0x898
    size_bits: 32
    description: LTC PKHA A 38 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_7
    addr: 0x89c
    size_bits: 32
    description: LTC PKHA A2 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_39
    addr: 0x89c
    size_bits: 32
    description: LTC PKHA A 39 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_8
    addr: 0x8a0
    size_bits: 32
    description: LTC PKHA A2 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_40
    addr: 0x8a0
    size_bits: 32
    description: LTC PKHA A 40 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_9
    addr: 0x8a4
    size_bits: 32
    description: LTC PKHA A2 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_41
    addr: 0x8a4
    size_bits: 32
    description: LTC PKHA A 41 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_10
    addr: 0x8a8
    size_bits: 32
    description: LTC PKHA A2 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_42
    addr: 0x8a8
    size_bits: 32
    description: LTC PKHA A 42 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_11
    addr: 0x8ac
    size_bits: 32
    description: LTC PKHA A2 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_43
    addr: 0x8ac
    size_bits: 32
    description: LTC PKHA A 43 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_12
    addr: 0x8b0
    size_bits: 32
    description: LTC PKHA A2 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_44
    addr: 0x8b0
    size_bits: 32
    description: LTC PKHA A 44 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_13
    addr: 0x8b4
    size_bits: 32
    description: LTC PKHA A2 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_45
    addr: 0x8b4
    size_bits: 32
    description: LTC PKHA A 45 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_14
    addr: 0x8b8
    size_bits: 32
    description: LTC PKHA A2 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_46
    addr: 0x8b8
    size_bits: 32
    description: LTC PKHA A 46 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA2_15
    addr: 0x8bc
    size_bits: 32
    description: LTC PKHA A2 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A2
      bit_offset: 0
      bit_width: 32
      description: A2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_47
    addr: 0x8bc
    size_bits: 32
    description: LTC PKHA A 47 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_0
    addr: 0x8c0
    size_bits: 32
    description: LTC PKHA A3 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_48
    addr: 0x8c0
    size_bits: 32
    description: LTC PKHA A 48 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_1
    addr: 0x8c4
    size_bits: 32
    description: LTC PKHA A3 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_49
    addr: 0x8c4
    size_bits: 32
    description: LTC PKHA A 49 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_2
    addr: 0x8c8
    size_bits: 32
    description: LTC PKHA A3 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_50
    addr: 0x8c8
    size_bits: 32
    description: LTC PKHA A 50 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_3
    addr: 0x8cc
    size_bits: 32
    description: LTC PKHA A3 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_51
    addr: 0x8cc
    size_bits: 32
    description: LTC PKHA A 51 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_4
    addr: 0x8d0
    size_bits: 32
    description: LTC PKHA A3 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_52
    addr: 0x8d0
    size_bits: 32
    description: LTC PKHA A 52 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_5
    addr: 0x8d4
    size_bits: 32
    description: LTC PKHA A3 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_53
    addr: 0x8d4
    size_bits: 32
    description: LTC PKHA A 53 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_6
    addr: 0x8d8
    size_bits: 32
    description: LTC PKHA A3 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_54
    addr: 0x8d8
    size_bits: 32
    description: LTC PKHA A 54 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_7
    addr: 0x8dc
    size_bits: 32
    description: LTC PKHA A3 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_55
    addr: 0x8dc
    size_bits: 32
    description: LTC PKHA A 55 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_8
    addr: 0x8e0
    size_bits: 32
    description: LTC PKHA A3 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_56
    addr: 0x8e0
    size_bits: 32
    description: LTC PKHA A 56 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_9
    addr: 0x8e4
    size_bits: 32
    description: LTC PKHA A3 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_57
    addr: 0x8e4
    size_bits: 32
    description: LTC PKHA A 57 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_10
    addr: 0x8e8
    size_bits: 32
    description: LTC PKHA A3 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_58
    addr: 0x8e8
    size_bits: 32
    description: LTC PKHA A 58 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_11
    addr: 0x8ec
    size_bits: 32
    description: LTC PKHA A3 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_59
    addr: 0x8ec
    size_bits: 32
    description: LTC PKHA A 59 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_12
    addr: 0x8f0
    size_bits: 32
    description: LTC PKHA A3 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_60
    addr: 0x8f0
    size_bits: 32
    description: LTC PKHA A 60 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_13
    addr: 0x8f4
    size_bits: 32
    description: LTC PKHA A3 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_61
    addr: 0x8f4
    size_bits: 32
    description: LTC PKHA A 61 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_14
    addr: 0x8f8
    size_bits: 32
    description: LTC PKHA A3 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_62
    addr: 0x8f8
    size_bits: 32
    description: LTC PKHA A 62 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKA3_15
    addr: 0x8fc
    size_bits: 32
    description: LTC PKHA A3 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_A3
      bit_offset: 0
      bit_width: 32
      description: A3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKA_63
    addr: 0x8fc
    size_bits: 32
    description: LTC PKHA A 63 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_0
    addr: 0xa00
    size_bits: 32
    description: LTC PKHA B0 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_0
    addr: 0xa00
    size_bits: 32
    description: LTC PKHA B 0 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_1
    addr: 0xa04
    size_bits: 32
    description: LTC PKHA B0 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_1
    addr: 0xa04
    size_bits: 32
    description: LTC PKHA B 1 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_2
    addr: 0xa08
    size_bits: 32
    description: LTC PKHA B0 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_2
    addr: 0xa08
    size_bits: 32
    description: LTC PKHA B 2 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_3
    addr: 0xa0c
    size_bits: 32
    description: LTC PKHA B0 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_3
    addr: 0xa0c
    size_bits: 32
    description: LTC PKHA B 3 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_4
    addr: 0xa10
    size_bits: 32
    description: LTC PKHA B0 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_4
    addr: 0xa10
    size_bits: 32
    description: LTC PKHA B 4 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_5
    addr: 0xa14
    size_bits: 32
    description: LTC PKHA B0 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_5
    addr: 0xa14
    size_bits: 32
    description: LTC PKHA B 5 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_6
    addr: 0xa18
    size_bits: 32
    description: LTC PKHA B0 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_6
    addr: 0xa18
    size_bits: 32
    description: LTC PKHA B 6 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_7
    addr: 0xa1c
    size_bits: 32
    description: LTC PKHA B0 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_7
    addr: 0xa1c
    size_bits: 32
    description: LTC PKHA B 7 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_8
    addr: 0xa20
    size_bits: 32
    description: LTC PKHA B0 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_8
    addr: 0xa20
    size_bits: 32
    description: LTC PKHA B 8 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_9
    addr: 0xa24
    size_bits: 32
    description: LTC PKHA B0 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_9
    addr: 0xa24
    size_bits: 32
    description: LTC PKHA B 9 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_10
    addr: 0xa28
    size_bits: 32
    description: LTC PKHA B0 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_10
    addr: 0xa28
    size_bits: 32
    description: LTC PKHA B 10 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_11
    addr: 0xa2c
    size_bits: 32
    description: LTC PKHA B0 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_11
    addr: 0xa2c
    size_bits: 32
    description: LTC PKHA B 11 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_12
    addr: 0xa30
    size_bits: 32
    description: LTC PKHA B0 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_12
    addr: 0xa30
    size_bits: 32
    description: LTC PKHA B 12 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_13
    addr: 0xa34
    size_bits: 32
    description: LTC PKHA B0 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_13
    addr: 0xa34
    size_bits: 32
    description: LTC PKHA B 13 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_14
    addr: 0xa38
    size_bits: 32
    description: LTC PKHA B0 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_14
    addr: 0xa38
    size_bits: 32
    description: LTC PKHA B 14 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB0_15
    addr: 0xa3c
    size_bits: 32
    description: LTC PKHA B0 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B0
      bit_offset: 0
      bit_width: 32
      description: B0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_15
    addr: 0xa3c
    size_bits: 32
    description: LTC PKHA B 15 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_0
    addr: 0xa40
    size_bits: 32
    description: LTC PKHA B1 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_16
    addr: 0xa40
    size_bits: 32
    description: LTC PKHA B 16 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_1
    addr: 0xa44
    size_bits: 32
    description: LTC PKHA B1 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_17
    addr: 0xa44
    size_bits: 32
    description: LTC PKHA B 17 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_2
    addr: 0xa48
    size_bits: 32
    description: LTC PKHA B1 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_18
    addr: 0xa48
    size_bits: 32
    description: LTC PKHA B 18 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_3
    addr: 0xa4c
    size_bits: 32
    description: LTC PKHA B1 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_19
    addr: 0xa4c
    size_bits: 32
    description: LTC PKHA B 19 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_4
    addr: 0xa50
    size_bits: 32
    description: LTC PKHA B1 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_20
    addr: 0xa50
    size_bits: 32
    description: LTC PKHA B 20 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_5
    addr: 0xa54
    size_bits: 32
    description: LTC PKHA B1 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_21
    addr: 0xa54
    size_bits: 32
    description: LTC PKHA B 21 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_6
    addr: 0xa58
    size_bits: 32
    description: LTC PKHA B1 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_22
    addr: 0xa58
    size_bits: 32
    description: LTC PKHA B 22 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_7
    addr: 0xa5c
    size_bits: 32
    description: LTC PKHA B1 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_23
    addr: 0xa5c
    size_bits: 32
    description: LTC PKHA B 23 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_8
    addr: 0xa60
    size_bits: 32
    description: LTC PKHA B1 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_24
    addr: 0xa60
    size_bits: 32
    description: LTC PKHA B 24 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_9
    addr: 0xa64
    size_bits: 32
    description: LTC PKHA B1 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_25
    addr: 0xa64
    size_bits: 32
    description: LTC PKHA B 25 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_10
    addr: 0xa68
    size_bits: 32
    description: LTC PKHA B1 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_26
    addr: 0xa68
    size_bits: 32
    description: LTC PKHA B 26 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_11
    addr: 0xa6c
    size_bits: 32
    description: LTC PKHA B1 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_27
    addr: 0xa6c
    size_bits: 32
    description: LTC PKHA B 27 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_12
    addr: 0xa70
    size_bits: 32
    description: LTC PKHA B1 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_28
    addr: 0xa70
    size_bits: 32
    description: LTC PKHA B 28 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_13
    addr: 0xa74
    size_bits: 32
    description: LTC PKHA B1 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_29
    addr: 0xa74
    size_bits: 32
    description: LTC PKHA B 29 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_14
    addr: 0xa78
    size_bits: 32
    description: LTC PKHA B1 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_30
    addr: 0xa78
    size_bits: 32
    description: LTC PKHA B 30 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB1_15
    addr: 0xa7c
    size_bits: 32
    description: LTC PKHA B1 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B1
      bit_offset: 0
      bit_width: 32
      description: B1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_31
    addr: 0xa7c
    size_bits: 32
    description: LTC PKHA B 31 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_0
    addr: 0xa80
    size_bits: 32
    description: LTC PKHA B2 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_32
    addr: 0xa80
    size_bits: 32
    description: LTC PKHA B 32 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_1
    addr: 0xa84
    size_bits: 32
    description: LTC PKHA B2 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_33
    addr: 0xa84
    size_bits: 32
    description: LTC PKHA B 33 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_2
    addr: 0xa88
    size_bits: 32
    description: LTC PKHA B2 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_34
    addr: 0xa88
    size_bits: 32
    description: LTC PKHA B 34 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_3
    addr: 0xa8c
    size_bits: 32
    description: LTC PKHA B2 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_35
    addr: 0xa8c
    size_bits: 32
    description: LTC PKHA B 35 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_4
    addr: 0xa90
    size_bits: 32
    description: LTC PKHA B2 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_36
    addr: 0xa90
    size_bits: 32
    description: LTC PKHA B 36 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_5
    addr: 0xa94
    size_bits: 32
    description: LTC PKHA B2 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_37
    addr: 0xa94
    size_bits: 32
    description: LTC PKHA B 37 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_6
    addr: 0xa98
    size_bits: 32
    description: LTC PKHA B2 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_38
    addr: 0xa98
    size_bits: 32
    description: LTC PKHA B 38 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_7
    addr: 0xa9c
    size_bits: 32
    description: LTC PKHA B2 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_39
    addr: 0xa9c
    size_bits: 32
    description: LTC PKHA B 39 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_8
    addr: 0xaa0
    size_bits: 32
    description: LTC PKHA B2 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_40
    addr: 0xaa0
    size_bits: 32
    description: LTC PKHA B 40 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_9
    addr: 0xaa4
    size_bits: 32
    description: LTC PKHA B2 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_41
    addr: 0xaa4
    size_bits: 32
    description: LTC PKHA B 41 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_10
    addr: 0xaa8
    size_bits: 32
    description: LTC PKHA B2 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_42
    addr: 0xaa8
    size_bits: 32
    description: LTC PKHA B 42 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_11
    addr: 0xaac
    size_bits: 32
    description: LTC PKHA B2 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_43
    addr: 0xaac
    size_bits: 32
    description: LTC PKHA B 43 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_12
    addr: 0xab0
    size_bits: 32
    description: LTC PKHA B2 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_44
    addr: 0xab0
    size_bits: 32
    description: LTC PKHA B 44 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_13
    addr: 0xab4
    size_bits: 32
    description: LTC PKHA B2 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_45
    addr: 0xab4
    size_bits: 32
    description: LTC PKHA B 45 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_14
    addr: 0xab8
    size_bits: 32
    description: LTC PKHA B2 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_46
    addr: 0xab8
    size_bits: 32
    description: LTC PKHA B 46 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB2_15
    addr: 0xabc
    size_bits: 32
    description: LTC PKHA B2 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B2
      bit_offset: 0
      bit_width: 32
      description: B2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_47
    addr: 0xabc
    size_bits: 32
    description: LTC PKHA B 47 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_0
    addr: 0xac0
    size_bits: 32
    description: LTC PKHA B3 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_48
    addr: 0xac0
    size_bits: 32
    description: LTC PKHA B 48 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_1
    addr: 0xac4
    size_bits: 32
    description: LTC PKHA B3 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_49
    addr: 0xac4
    size_bits: 32
    description: LTC PKHA B 49 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_2
    addr: 0xac8
    size_bits: 32
    description: LTC PKHA B3 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_50
    addr: 0xac8
    size_bits: 32
    description: LTC PKHA B 50 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_3
    addr: 0xacc
    size_bits: 32
    description: LTC PKHA B3 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_51
    addr: 0xacc
    size_bits: 32
    description: LTC PKHA B 51 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_4
    addr: 0xad0
    size_bits: 32
    description: LTC PKHA B3 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_52
    addr: 0xad0
    size_bits: 32
    description: LTC PKHA B 52 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_5
    addr: 0xad4
    size_bits: 32
    description: LTC PKHA B3 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_53
    addr: 0xad4
    size_bits: 32
    description: LTC PKHA B 53 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_6
    addr: 0xad8
    size_bits: 32
    description: LTC PKHA B3 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_54
    addr: 0xad8
    size_bits: 32
    description: LTC PKHA B 54 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_7
    addr: 0xadc
    size_bits: 32
    description: LTC PKHA B3 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_55
    addr: 0xadc
    size_bits: 32
    description: LTC PKHA B 55 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_8
    addr: 0xae0
    size_bits: 32
    description: LTC PKHA B3 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_56
    addr: 0xae0
    size_bits: 32
    description: LTC PKHA B 56 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_9
    addr: 0xae4
    size_bits: 32
    description: LTC PKHA B3 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_57
    addr: 0xae4
    size_bits: 32
    description: LTC PKHA B 57 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_10
    addr: 0xae8
    size_bits: 32
    description: LTC PKHA B3 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_58
    addr: 0xae8
    size_bits: 32
    description: LTC PKHA B 58 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_11
    addr: 0xaec
    size_bits: 32
    description: LTC PKHA B3 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_59
    addr: 0xaec
    size_bits: 32
    description: LTC PKHA B 59 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_12
    addr: 0xaf0
    size_bits: 32
    description: LTC PKHA B3 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_60
    addr: 0xaf0
    size_bits: 32
    description: LTC PKHA B 60 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_13
    addr: 0xaf4
    size_bits: 32
    description: LTC PKHA B3 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_61
    addr: 0xaf4
    size_bits: 32
    description: LTC PKHA B 61 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_14
    addr: 0xaf8
    size_bits: 32
    description: LTC PKHA B3 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_62
    addr: 0xaf8
    size_bits: 32
    description: LTC PKHA B 62 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKB3_15
    addr: 0xafc
    size_bits: 32
    description: LTC PKHA B3 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_B3
      bit_offset: 0
      bit_width: 32
      description: B3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKB_63
    addr: 0xafc
    size_bits: 32
    description: LTC PKHA B 63 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_0
    addr: 0xc00
    size_bits: 32
    description: LTC PKHA N0 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_0
    addr: 0xc00
    size_bits: 32
    description: LTC PKHA N 0 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_1
    addr: 0xc04
    size_bits: 32
    description: LTC PKHA N0 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_1
    addr: 0xc04
    size_bits: 32
    description: LTC PKHA N 1 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_2
    addr: 0xc08
    size_bits: 32
    description: LTC PKHA N0 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_2
    addr: 0xc08
    size_bits: 32
    description: LTC PKHA N 2 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_3
    addr: 0xc0c
    size_bits: 32
    description: LTC PKHA N0 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_3
    addr: 0xc0c
    size_bits: 32
    description: LTC PKHA N 3 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_4
    addr: 0xc10
    size_bits: 32
    description: LTC PKHA N0 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_4
    addr: 0xc10
    size_bits: 32
    description: LTC PKHA N 4 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_5
    addr: 0xc14
    size_bits: 32
    description: LTC PKHA N0 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_5
    addr: 0xc14
    size_bits: 32
    description: LTC PKHA N 5 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_6
    addr: 0xc18
    size_bits: 32
    description: LTC PKHA N0 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_6
    addr: 0xc18
    size_bits: 32
    description: LTC PKHA N 6 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_7
    addr: 0xc1c
    size_bits: 32
    description: LTC PKHA N0 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_7
    addr: 0xc1c
    size_bits: 32
    description: LTC PKHA N 7 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_8
    addr: 0xc20
    size_bits: 32
    description: LTC PKHA N0 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_8
    addr: 0xc20
    size_bits: 32
    description: LTC PKHA N 8 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_9
    addr: 0xc24
    size_bits: 32
    description: LTC PKHA N0 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_9
    addr: 0xc24
    size_bits: 32
    description: LTC PKHA N 9 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_10
    addr: 0xc28
    size_bits: 32
    description: LTC PKHA N0 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_10
    addr: 0xc28
    size_bits: 32
    description: LTC PKHA N 10 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_11
    addr: 0xc2c
    size_bits: 32
    description: LTC PKHA N0 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_11
    addr: 0xc2c
    size_bits: 32
    description: LTC PKHA N 11 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_12
    addr: 0xc30
    size_bits: 32
    description: LTC PKHA N0 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_12
    addr: 0xc30
    size_bits: 32
    description: LTC PKHA N 12 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_13
    addr: 0xc34
    size_bits: 32
    description: LTC PKHA N0 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_13
    addr: 0xc34
    size_bits: 32
    description: LTC PKHA N 13 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_14
    addr: 0xc38
    size_bits: 32
    description: LTC PKHA N0 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_14
    addr: 0xc38
    size_bits: 32
    description: LTC PKHA N 14 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN0_15
    addr: 0xc3c
    size_bits: 32
    description: LTC PKHA N0 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N0
      bit_offset: 0
      bit_width: 32
      description: N0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_15
    addr: 0xc3c
    size_bits: 32
    description: LTC PKHA N 15 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_0
    addr: 0xc40
    size_bits: 32
    description: LTC PKHA N1 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_16
    addr: 0xc40
    size_bits: 32
    description: LTC PKHA N 16 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_1
    addr: 0xc44
    size_bits: 32
    description: LTC PKHA N1 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_17
    addr: 0xc44
    size_bits: 32
    description: LTC PKHA N 17 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_2
    addr: 0xc48
    size_bits: 32
    description: LTC PKHA N1 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_18
    addr: 0xc48
    size_bits: 32
    description: LTC PKHA N 18 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_3
    addr: 0xc4c
    size_bits: 32
    description: LTC PKHA N1 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_19
    addr: 0xc4c
    size_bits: 32
    description: LTC PKHA N 19 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_4
    addr: 0xc50
    size_bits: 32
    description: LTC PKHA N1 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_20
    addr: 0xc50
    size_bits: 32
    description: LTC PKHA N 20 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_5
    addr: 0xc54
    size_bits: 32
    description: LTC PKHA N1 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_21
    addr: 0xc54
    size_bits: 32
    description: LTC PKHA N 21 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_6
    addr: 0xc58
    size_bits: 32
    description: LTC PKHA N1 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_22
    addr: 0xc58
    size_bits: 32
    description: LTC PKHA N 22 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_7
    addr: 0xc5c
    size_bits: 32
    description: LTC PKHA N1 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_23
    addr: 0xc5c
    size_bits: 32
    description: LTC PKHA N 23 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_8
    addr: 0xc60
    size_bits: 32
    description: LTC PKHA N1 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_24
    addr: 0xc60
    size_bits: 32
    description: LTC PKHA N 24 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_9
    addr: 0xc64
    size_bits: 32
    description: LTC PKHA N1 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_25
    addr: 0xc64
    size_bits: 32
    description: LTC PKHA N 25 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_10
    addr: 0xc68
    size_bits: 32
    description: LTC PKHA N1 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_26
    addr: 0xc68
    size_bits: 32
    description: LTC PKHA N 26 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_11
    addr: 0xc6c
    size_bits: 32
    description: LTC PKHA N1 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_27
    addr: 0xc6c
    size_bits: 32
    description: LTC PKHA N 27 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_12
    addr: 0xc70
    size_bits: 32
    description: LTC PKHA N1 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_28
    addr: 0xc70
    size_bits: 32
    description: LTC PKHA N 28 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_13
    addr: 0xc74
    size_bits: 32
    description: LTC PKHA N1 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_29
    addr: 0xc74
    size_bits: 32
    description: LTC PKHA N 29 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_14
    addr: 0xc78
    size_bits: 32
    description: LTC PKHA N1 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_30
    addr: 0xc78
    size_bits: 32
    description: LTC PKHA N 30 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN1_15
    addr: 0xc7c
    size_bits: 32
    description: LTC PKHA N1 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N1
      bit_offset: 0
      bit_width: 32
      description: N1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_31
    addr: 0xc7c
    size_bits: 32
    description: LTC PKHA N 31 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_0
    addr: 0xc80
    size_bits: 32
    description: LTC PKHA N2 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_32
    addr: 0xc80
    size_bits: 32
    description: LTC PKHA N 32 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_1
    addr: 0xc84
    size_bits: 32
    description: LTC PKHA N2 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_33
    addr: 0xc84
    size_bits: 32
    description: LTC PKHA N 33 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_2
    addr: 0xc88
    size_bits: 32
    description: LTC PKHA N2 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_34
    addr: 0xc88
    size_bits: 32
    description: LTC PKHA N 34 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_3
    addr: 0xc8c
    size_bits: 32
    description: LTC PKHA N2 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_35
    addr: 0xc8c
    size_bits: 32
    description: LTC PKHA N 35 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_4
    addr: 0xc90
    size_bits: 32
    description: LTC PKHA N2 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_36
    addr: 0xc90
    size_bits: 32
    description: LTC PKHA N 36 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_5
    addr: 0xc94
    size_bits: 32
    description: LTC PKHA N2 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_37
    addr: 0xc94
    size_bits: 32
    description: LTC PKHA N 37 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_6
    addr: 0xc98
    size_bits: 32
    description: LTC PKHA N2 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_38
    addr: 0xc98
    size_bits: 32
    description: LTC PKHA N 38 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_7
    addr: 0xc9c
    size_bits: 32
    description: LTC PKHA N2 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_39
    addr: 0xc9c
    size_bits: 32
    description: LTC PKHA N 39 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_8
    addr: 0xca0
    size_bits: 32
    description: LTC PKHA N2 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_40
    addr: 0xca0
    size_bits: 32
    description: LTC PKHA N 40 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_9
    addr: 0xca4
    size_bits: 32
    description: LTC PKHA N2 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_41
    addr: 0xca4
    size_bits: 32
    description: LTC PKHA N 41 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_10
    addr: 0xca8
    size_bits: 32
    description: LTC PKHA N2 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_42
    addr: 0xca8
    size_bits: 32
    description: LTC PKHA N 42 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_11
    addr: 0xcac
    size_bits: 32
    description: LTC PKHA N2 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_43
    addr: 0xcac
    size_bits: 32
    description: LTC PKHA N 43 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_12
    addr: 0xcb0
    size_bits: 32
    description: LTC PKHA N2 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_44
    addr: 0xcb0
    size_bits: 32
    description: LTC PKHA N 44 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_13
    addr: 0xcb4
    size_bits: 32
    description: LTC PKHA N2 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_45
    addr: 0xcb4
    size_bits: 32
    description: LTC PKHA N 45 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_14
    addr: 0xcb8
    size_bits: 32
    description: LTC PKHA N2 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_46
    addr: 0xcb8
    size_bits: 32
    description: LTC PKHA N 46 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN2_15
    addr: 0xcbc
    size_bits: 32
    description: LTC PKHA N2 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N2
      bit_offset: 0
      bit_width: 32
      description: N2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_47
    addr: 0xcbc
    size_bits: 32
    description: LTC PKHA N 47 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_0
    addr: 0xcc0
    size_bits: 32
    description: LTC PKHA N3 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_48
    addr: 0xcc0
    size_bits: 32
    description: LTC PKHA N 48 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_1
    addr: 0xcc4
    size_bits: 32
    description: LTC PKHA N3 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_49
    addr: 0xcc4
    size_bits: 32
    description: LTC PKHA N 49 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_2
    addr: 0xcc8
    size_bits: 32
    description: LTC PKHA N3 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_50
    addr: 0xcc8
    size_bits: 32
    description: LTC PKHA N 50 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_3
    addr: 0xccc
    size_bits: 32
    description: LTC PKHA N3 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_51
    addr: 0xccc
    size_bits: 32
    description: LTC PKHA N 51 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_4
    addr: 0xcd0
    size_bits: 32
    description: LTC PKHA N3 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_52
    addr: 0xcd0
    size_bits: 32
    description: LTC PKHA N 52 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_5
    addr: 0xcd4
    size_bits: 32
    description: LTC PKHA N3 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_53
    addr: 0xcd4
    size_bits: 32
    description: LTC PKHA N 53 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_6
    addr: 0xcd8
    size_bits: 32
    description: LTC PKHA N3 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_54
    addr: 0xcd8
    size_bits: 32
    description: LTC PKHA N 54 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_7
    addr: 0xcdc
    size_bits: 32
    description: LTC PKHA N3 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_55
    addr: 0xcdc
    size_bits: 32
    description: LTC PKHA N 55 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_8
    addr: 0xce0
    size_bits: 32
    description: LTC PKHA N3 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_56
    addr: 0xce0
    size_bits: 32
    description: LTC PKHA N 56 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_9
    addr: 0xce4
    size_bits: 32
    description: LTC PKHA N3 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_57
    addr: 0xce4
    size_bits: 32
    description: LTC PKHA N 57 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_10
    addr: 0xce8
    size_bits: 32
    description: LTC PKHA N3 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_58
    addr: 0xce8
    size_bits: 32
    description: LTC PKHA N 58 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_11
    addr: 0xcec
    size_bits: 32
    description: LTC PKHA N3 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_59
    addr: 0xcec
    size_bits: 32
    description: LTC PKHA N 59 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_12
    addr: 0xcf0
    size_bits: 32
    description: LTC PKHA N3 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_60
    addr: 0xcf0
    size_bits: 32
    description: LTC PKHA N 60 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_13
    addr: 0xcf4
    size_bits: 32
    description: LTC PKHA N3 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_61
    addr: 0xcf4
    size_bits: 32
    description: LTC PKHA N 61 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_14
    addr: 0xcf8
    size_bits: 32
    description: LTC PKHA N3 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_62
    addr: 0xcf8
    size_bits: 32
    description: LTC PKHA N 62 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKN3_15
    addr: 0xcfc
    size_bits: 32
    description: LTC PKHA N3 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_N3
      bit_offset: 0
      bit_width: 32
      description: N3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKN_63
    addr: 0xcfc
    size_bits: 32
    description: LTC PKHA N 63 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_0
    addr: 0xe00
    size_bits: 32
    description: LTC PKHA E0 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_0
    addr: 0xe00
    size_bits: 32
    description: LTC PKHA E 0 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_1
    addr: 0xe04
    size_bits: 32
    description: LTC PKHA E0 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_1
    addr: 0xe04
    size_bits: 32
    description: LTC PKHA E 1 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_2
    addr: 0xe08
    size_bits: 32
    description: LTC PKHA E0 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_2
    addr: 0xe08
    size_bits: 32
    description: LTC PKHA E 2 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_3
    addr: 0xe0c
    size_bits: 32
    description: LTC PKHA E0 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_3
    addr: 0xe0c
    size_bits: 32
    description: LTC PKHA E 3 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_4
    addr: 0xe10
    size_bits: 32
    description: LTC PKHA E0 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_4
    addr: 0xe10
    size_bits: 32
    description: LTC PKHA E 4 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_5
    addr: 0xe14
    size_bits: 32
    description: LTC PKHA E0 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_5
    addr: 0xe14
    size_bits: 32
    description: LTC PKHA E 5 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_6
    addr: 0xe18
    size_bits: 32
    description: LTC PKHA E0 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_6
    addr: 0xe18
    size_bits: 32
    description: LTC PKHA E 6 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_7
    addr: 0xe1c
    size_bits: 32
    description: LTC PKHA E0 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_7
    addr: 0xe1c
    size_bits: 32
    description: LTC PKHA E 7 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_8
    addr: 0xe20
    size_bits: 32
    description: LTC PKHA E0 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_8
    addr: 0xe20
    size_bits: 32
    description: LTC PKHA E 8 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_9
    addr: 0xe24
    size_bits: 32
    description: LTC PKHA E0 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_9
    addr: 0xe24
    size_bits: 32
    description: LTC PKHA E 9 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_10
    addr: 0xe28
    size_bits: 32
    description: LTC PKHA E0 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_10
    addr: 0xe28
    size_bits: 32
    description: LTC PKHA E 10 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_11
    addr: 0xe2c
    size_bits: 32
    description: LTC PKHA E0 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_11
    addr: 0xe2c
    size_bits: 32
    description: LTC PKHA E 11 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_12
    addr: 0xe30
    size_bits: 32
    description: LTC PKHA E0 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_12
    addr: 0xe30
    size_bits: 32
    description: LTC PKHA E 12 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_13
    addr: 0xe34
    size_bits: 32
    description: LTC PKHA E0 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_13
    addr: 0xe34
    size_bits: 32
    description: LTC PKHA E 13 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_14
    addr: 0xe38
    size_bits: 32
    description: LTC PKHA E0 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_14
    addr: 0xe38
    size_bits: 32
    description: LTC PKHA E 14 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE0_15
    addr: 0xe3c
    size_bits: 32
    description: LTC PKHA E0 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E0
      bit_offset: 0
      bit_width: 32
      description: E0 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_15
    addr: 0xe3c
    size_bits: 32
    description: LTC PKHA E 15 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_0
    addr: 0xe40
    size_bits: 32
    description: LTC PKHA E1 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_16
    addr: 0xe40
    size_bits: 32
    description: LTC PKHA E 16 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_1
    addr: 0xe44
    size_bits: 32
    description: LTC PKHA E1 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_17
    addr: 0xe44
    size_bits: 32
    description: LTC PKHA E 17 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_2
    addr: 0xe48
    size_bits: 32
    description: LTC PKHA E1 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_18
    addr: 0xe48
    size_bits: 32
    description: LTC PKHA E 18 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_3
    addr: 0xe4c
    size_bits: 32
    description: LTC PKHA E1 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_19
    addr: 0xe4c
    size_bits: 32
    description: LTC PKHA E 19 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_4
    addr: 0xe50
    size_bits: 32
    description: LTC PKHA E1 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_20
    addr: 0xe50
    size_bits: 32
    description: LTC PKHA E 20 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_5
    addr: 0xe54
    size_bits: 32
    description: LTC PKHA E1 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_21
    addr: 0xe54
    size_bits: 32
    description: LTC PKHA E 21 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_6
    addr: 0xe58
    size_bits: 32
    description: LTC PKHA E1 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_22
    addr: 0xe58
    size_bits: 32
    description: LTC PKHA E 22 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_7
    addr: 0xe5c
    size_bits: 32
    description: LTC PKHA E1 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_23
    addr: 0xe5c
    size_bits: 32
    description: LTC PKHA E 23 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_8
    addr: 0xe60
    size_bits: 32
    description: LTC PKHA E1 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_24
    addr: 0xe60
    size_bits: 32
    description: LTC PKHA E 24 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_9
    addr: 0xe64
    size_bits: 32
    description: LTC PKHA E1 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_25
    addr: 0xe64
    size_bits: 32
    description: LTC PKHA E 25 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_10
    addr: 0xe68
    size_bits: 32
    description: LTC PKHA E1 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_26
    addr: 0xe68
    size_bits: 32
    description: LTC PKHA E 26 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_11
    addr: 0xe6c
    size_bits: 32
    description: LTC PKHA E1 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_27
    addr: 0xe6c
    size_bits: 32
    description: LTC PKHA E 27 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_12
    addr: 0xe70
    size_bits: 32
    description: LTC PKHA E1 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_28
    addr: 0xe70
    size_bits: 32
    description: LTC PKHA E 28 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_13
    addr: 0xe74
    size_bits: 32
    description: LTC PKHA E1 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_29
    addr: 0xe74
    size_bits: 32
    description: LTC PKHA E 29 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_14
    addr: 0xe78
    size_bits: 32
    description: LTC PKHA E1 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_30
    addr: 0xe78
    size_bits: 32
    description: LTC PKHA E 30 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE1_15
    addr: 0xe7c
    size_bits: 32
    description: LTC PKHA E1 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E1
      bit_offset: 0
      bit_width: 32
      description: E1 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_31
    addr: 0xe7c
    size_bits: 32
    description: LTC PKHA E 31 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_0
    addr: 0xe80
    size_bits: 32
    description: LTC PKHA E2 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_32
    addr: 0xe80
    size_bits: 32
    description: LTC PKHA E 32 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_1
    addr: 0xe84
    size_bits: 32
    description: LTC PKHA E2 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_33
    addr: 0xe84
    size_bits: 32
    description: LTC PKHA E 33 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_2
    addr: 0xe88
    size_bits: 32
    description: LTC PKHA E2 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_34
    addr: 0xe88
    size_bits: 32
    description: LTC PKHA E 34 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_3
    addr: 0xe8c
    size_bits: 32
    description: LTC PKHA E2 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_35
    addr: 0xe8c
    size_bits: 32
    description: LTC PKHA E 35 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_4
    addr: 0xe90
    size_bits: 32
    description: LTC PKHA E2 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_36
    addr: 0xe90
    size_bits: 32
    description: LTC PKHA E 36 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_5
    addr: 0xe94
    size_bits: 32
    description: LTC PKHA E2 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_37
    addr: 0xe94
    size_bits: 32
    description: LTC PKHA E 37 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_6
    addr: 0xe98
    size_bits: 32
    description: LTC PKHA E2 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_38
    addr: 0xe98
    size_bits: 32
    description: LTC PKHA E 38 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_7
    addr: 0xe9c
    size_bits: 32
    description: LTC PKHA E2 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_39
    addr: 0xe9c
    size_bits: 32
    description: LTC PKHA E 39 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_8
    addr: 0xea0
    size_bits: 32
    description: LTC PKHA E2 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_40
    addr: 0xea0
    size_bits: 32
    description: LTC PKHA E 40 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_9
    addr: 0xea4
    size_bits: 32
    description: LTC PKHA E2 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_41
    addr: 0xea4
    size_bits: 32
    description: LTC PKHA E 41 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_10
    addr: 0xea8
    size_bits: 32
    description: LTC PKHA E2 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_42
    addr: 0xea8
    size_bits: 32
    description: LTC PKHA E 42 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_11
    addr: 0xeac
    size_bits: 32
    description: LTC PKHA E2 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_43
    addr: 0xeac
    size_bits: 32
    description: LTC PKHA E 43 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_12
    addr: 0xeb0
    size_bits: 32
    description: LTC PKHA E2 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_44
    addr: 0xeb0
    size_bits: 32
    description: LTC PKHA E 44 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_13
    addr: 0xeb4
    size_bits: 32
    description: LTC PKHA E2 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_45
    addr: 0xeb4
    size_bits: 32
    description: LTC PKHA E 45 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_14
    addr: 0xeb8
    size_bits: 32
    description: LTC PKHA E2 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_46
    addr: 0xeb8
    size_bits: 32
    description: LTC PKHA E 46 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE2_15
    addr: 0xebc
    size_bits: 32
    description: LTC PKHA E2 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E2
      bit_offset: 0
      bit_width: 32
      description: E2 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_47
    addr: 0xebc
    size_bits: 32
    description: LTC PKHA E 47 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_0
    addr: 0xec0
    size_bits: 32
    description: LTC PKHA E3 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_48
    addr: 0xec0
    size_bits: 32
    description: LTC PKHA E 48 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_1
    addr: 0xec4
    size_bits: 32
    description: LTC PKHA E3 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_49
    addr: 0xec4
    size_bits: 32
    description: LTC PKHA E 49 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_2
    addr: 0xec8
    size_bits: 32
    description: LTC PKHA E3 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_50
    addr: 0xec8
    size_bits: 32
    description: LTC PKHA E 50 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_3
    addr: 0xecc
    size_bits: 32
    description: LTC PKHA E3 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_51
    addr: 0xecc
    size_bits: 32
    description: LTC PKHA E 51 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_4
    addr: 0xed0
    size_bits: 32
    description: LTC PKHA E3 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_52
    addr: 0xed0
    size_bits: 32
    description: LTC PKHA E 52 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_5
    addr: 0xed4
    size_bits: 32
    description: LTC PKHA E3 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_53
    addr: 0xed4
    size_bits: 32
    description: LTC PKHA E 53 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_6
    addr: 0xed8
    size_bits: 32
    description: LTC PKHA E3 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_54
    addr: 0xed8
    size_bits: 32
    description: LTC PKHA E 54 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_7
    addr: 0xedc
    size_bits: 32
    description: LTC PKHA E3 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_55
    addr: 0xedc
    size_bits: 32
    description: LTC PKHA E 55 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_8
    addr: 0xee0
    size_bits: 32
    description: LTC PKHA E3 8 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_56
    addr: 0xee0
    size_bits: 32
    description: LTC PKHA E 56 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_9
    addr: 0xee4
    size_bits: 32
    description: LTC PKHA E3 9 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_57
    addr: 0xee4
    size_bits: 32
    description: LTC PKHA E 57 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_10
    addr: 0xee8
    size_bits: 32
    description: LTC PKHA E3 10 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_58
    addr: 0xee8
    size_bits: 32
    description: LTC PKHA E 58 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_11
    addr: 0xeec
    size_bits: 32
    description: LTC PKHA E3 11 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_59
    addr: 0xeec
    size_bits: 32
    description: LTC PKHA E 59 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_12
    addr: 0xef0
    size_bits: 32
    description: LTC PKHA E3 12 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_60
    addr: 0xef0
    size_bits: 32
    description: LTC PKHA E 60 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_13
    addr: 0xef4
    size_bits: 32
    description: LTC PKHA E3 13 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_61
    addr: 0xef4
    size_bits: 32
    description: LTC PKHA E 61 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_14
    addr: 0xef8
    size_bits: 32
    description: LTC PKHA E3 14 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_62
    addr: 0xef8
    size_bits: 32
    description: LTC PKHA E 62 Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: LTC0_PKE3_15
    addr: 0xefc
    size_bits: 32
    description: LTC PKHA E3 15 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKHA_E3
      bit_offset: 0
      bit_width: 32
      description: E3 VALUE
      read_allowed: true
      write_allowed: true
  - !Register
    name: LTC0_PKE_63
    addr: 0xefc
    size_bits: 32
    description: LTC PKHA E 63 Register
    read_allowed: true
    write_allowed: true
    fields: []
- !Module
  name: EMVSIM0
  description: EMVSIM
  base_addr: 0x400d4000
  size: 0x4c
  registers:
  - !Register
    name: VER_ID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VER
      bit_offset: 0
      bit_width: 32
      description: Version ID of the module
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1010
    fields:
    - !Field
      name: RX_FIFO_DEPTH
      bit_offset: 0
      bit_width: 8
      description: Receive FIFO Depth
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_FIFO_DEPTH
      bit_offset: 8
      bit_width: 8
      description: Transmit FIFO Depth
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLKCFG
    addr: 0x8
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_PRSC
      bit_offset: 0
      bit_width: 8
      description: Clock Prescaler Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPCNT1_CLK_SEL
      bit_offset: 8
      bit_width: 2
      description: General Purpose Counter 1 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: GPCNT0_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: General Purpose Counter 0 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: DIVISOR
    addr: 0xc
    size_bits: 32
    description: Baud Rate Divisor Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x174
    fields:
    - !Field
      name: DIVISOR_VALUE
      bit_offset: 0
      bit_width: 9
      description: Divisor (F/D) Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000006
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: Inverse Convention
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICM
      bit_offset: 1
      bit_width: 1
      description: Initial Character Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 2
      bit_width: 1
      description: Auto NACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 3
      bit_width: 1
      description: Overrun NACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLSH_RX
      bit_offset: 8
      bit_width: 1
      description: Flush Receiver Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLSH_TX
      bit_offset: 9
      bit_width: 1
      description: Flush Transmitter Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW_RST
      bit_offset: 10
      bit_width: 1
      description: Software Reset Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KILL_CLOCKS
      bit_offset: 11
      bit_width: 1
      description: Kill all internal clocks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE_EN
      bit_offset: 12
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOP_EN
      bit_offset: 13
      bit_width: 1
      description: STOP Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RCV_EN
      bit_offset: 16
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XMT_EN
      bit_offset: 17
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RCVR_11
      bit_offset: 18
      bit_width: 1
      description: Receiver 11 ETU Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DMA_EN
      bit_offset: 19
      bit_width: 1
      description: Receive DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DMA_EN
      bit_offset: 20
      bit_width: 1
      description: Transmit DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV_CRC_VAL
      bit_offset: 24
      bit_width: 1
      description: Invert bits in the CRC Output Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_OUT_FLIP
      bit_offset: 25
      bit_width: 1
      description: CRC Output Value Bit Reversal or Flip
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_IN_FLIP
      bit_offset: 26
      bit_width: 1
      description: CRC Input Byte's Bit Reversal or Flip Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_EN
      bit_offset: 27
      bit_width: 1
      description: Character Wait Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRC_EN
      bit_offset: 28
      bit_width: 1
      description: LRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_EN
      bit_offset: 29
      bit_width: 1
      description: CRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XMT_CRC_LRC
      bit_offset: 30
      bit_width: 1
      description: Transmit CRC or LRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_EN
      bit_offset: 31
      bit_width: 1
      description: Block Wait Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT_MASK
    addr: 0x14
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: RDT_IM
      bit_offset: 0
      bit_width: 1
      description: Receive Data Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC_IM
      bit_offset: 1
      bit_width: 1
      description: Transmit Complete Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFO_IM
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ETC_IM
      bit_offset: 3
      bit_width: 1
      description: Early Transmit Complete Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFE_IM
      bit_offset: 4
      bit_width: 1
      description: Transmit FIFO Empty Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNACK_IM
      bit_offset: 5
      bit_width: 1
      description: Transmit NACK Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFF_IM
      bit_offset: 6
      bit_width: 1
      description: Transmit FIFO Full Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDT_IM
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT0_IM
      bit_offset: 8
      bit_width: 1
      description: General Purpose Timer 0 Timeout Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_ERR_IM
      bit_offset: 9
      bit_width: 1
      description: Character Wait Time Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNACK_IM
      bit_offset: 10
      bit_width: 1
      description: Receiver NACK Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_ERR_IM
      bit_offset: 11
      bit_width: 1
      description: Block Wait Time Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGT_ERR_IM
      bit_offset: 12
      bit_width: 1
      description: Block Guard Time Error Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT1_IM
      bit_offset: 13
      bit_width: 1
      description: General Purpose Counter 1 Timeout Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DATA_IM
      bit_offset: 14
      bit_width: 1
      description: Receive Data Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEF_IM
      bit_offset: 15
      bit_width: 1
      description: Parity Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_THD
    addr: 0x18
    size_bits: 32
    description: Receiver Threshold Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RDT
      bit_offset: 0
      bit_width: 4
      description: Receiver Data Threshold Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RNCK_THD
      bit_offset: 8
      bit_width: 4
      description: Receiver NACK Threshold Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TX_THD
    addr: 0x1c
    size_bits: 32
    description: Transmitter Threshold Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: TDT
      bit_offset: 0
      bit_width: 4
      description: Transmitter Data Threshold Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNCK_THD
      bit_offset: 8
      bit_width: 4
      description: Transmitter NACK Threshold Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_STATUS
    addr: 0x20
    size_bits: 32
    description: Receive Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFO
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DATA
      bit_offset: 4
      bit_width: 1
      description: Receive Data Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDTF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Threshold Interrupt Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRC_OK
      bit_offset: 6
      bit_width: 1
      description: LRC Check OK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_OK
      bit_offset: 7
      bit_width: 1
      description: CRC Check OK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_ERR
      bit_offset: 8
      bit_width: 1
      description: Character Wait Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTE
      bit_offset: 9
      bit_width: 1
      description: Received NACK Threshold Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_ERR
      bit_offset: 10
      bit_width: 1
      description: Block Wait Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGT_ERR
      bit_offset: 11
      bit_width: 1
      description: Block Guard Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEF
      bit_offset: 12
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEF
      bit_offset: 13
      bit_width: 1
      description: Frame Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WPTR
      bit_offset: 16
      bit_width: 4
      description: Receive FIFO Write Pointer Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_CNT
      bit_offset: 24
      bit_width: 5
      description: Receive FIFO Byte Count
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
  - !Register
    name: TX_STATUS
    addr: 0x24
    size_bits: 32
    description: Transmitter Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb8
    fields:
    - !Field
      name: TNTE
      bit_offset: 0
      bit_width: 1
      description: Transmit NACK Threshold Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFE
      bit_offset: 3
      bit_width: 1
      description: Transmit FIFO Empty Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ETCF
      bit_offset: 4
      bit_width: 1
      description: Early Transmit Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 5
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFF
      bit_offset: 6
      bit_width: 1
      description: Transmit FIFO Full Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDTF
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Threshold Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT0_TO
      bit_offset: 8
      bit_width: 1
      description: General Purpose Counter 0 Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT1_TO
      bit_offset: 9
      bit_width: 1
      description: General Purpose Counter 1 Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_RPTR
      bit_offset: 16
      bit_width: 4
      description: Transmit FIFO Read Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_CNT
      bit_offset: 24
      bit_width: 5
      description: Transmit FIFO Byte Count
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
  - !Register
    name: PCSR
    addr: 0x28
    size_bits: 32
    description: Port Control and Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: SAPD
      bit_offset: 0
      bit_width: 1
      description: Auto Power Down Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SVCC_EN
      bit_offset: 1
      bit_width: 1
      description: Vcc Enable for Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VCCENP
      bit_offset: 2
      bit_width: 1
      description: VCC Enable Polarity Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRST
      bit_offset: 3
      bit_width: 1
      description: Reset to Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCEN
      bit_offset: 4
      bit_width: 1
      description: Clock Enable for Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCSP
      bit_offset: 5
      bit_width: 1
      description: Smart Card Clock Stop Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPD
      bit_offset: 7
      bit_width: 1
      description: Auto Power Down Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDIM
      bit_offset: 24
      bit_width: 1
      description: Smart Card Presence Detect Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDIF
      bit_offset: 25
      bit_width: 1
      description: Smart Card Presence Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDP
      bit_offset: 26
      bit_width: 1
      description: Smart Card Presence Detect Pin Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDES
      bit_offset: 27
      bit_width: 1
      description: SIM Presence Detect Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_BUF
    addr: 0x2c
    size_bits: 32
    description: Receive Data Read Buffer
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RX_BYTE
      bit_offset: 0
      bit_width: 8
      description: Receive Data Byte Read
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_BUF
    addr: 0x30
    size_bits: 32
    description: Transmit Data Buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_BYTE
      bit_offset: 0
      bit_width: 8
      description: Transmit Data Byte
      read_allowed: false
      write_allowed: true
  - !Register
    name: TX_GETU
    addr: 0x34
    size_bits: 32
    description: Transmitter Guard ETU Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GETU
      bit_offset: 0
      bit_width: 8
      description: Transmitter Guard Time Value in ETU
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CWT_VAL
    addr: 0x38
    size_bits: 32
    description: Character Wait Time Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: CWT
      bit_offset: 0
      bit_width: 16
      description: Character Wait Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: BWT_VAL
    addr: 0x3c
    size_bits: 32
    description: Block Wait Time Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: BWT
      bit_offset: 0
      bit_width: 32
      description: Block Wait Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: BGT_VAL
    addr: 0x40
    size_bits: 32
    description: Block Guard Time Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BGT
      bit_offset: 0
      bit_width: 16
      description: Block Guard Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPCNT0_VAL
    addr: 0x44
    size_bits: 32
    description: General Purpose Counter 0 Timeout Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPCNT0
      bit_offset: 0
      bit_width: 16
      description: General Purpose Counter 0 Timeout Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPCNT1_VAL
    addr: 0x48
    size_bits: 32
    description: General Purpose Counter 1 Timeout Value
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPCNT1
      bit_offset: 0
      bit_width: 16
      description: General Purpose Counter 1 Timeout Value
      read_allowed: true
      write_allowed: true
- !Module
  name: EMVSIM1
  description: EMVSIM
  base_addr: 0x400d5000
  size: 0x4c
  registers:
  - !Register
    name: VER_ID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VER
      bit_offset: 0
      bit_width: 32
      description: Version ID of the module
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1010
    fields:
    - !Field
      name: RX_FIFO_DEPTH
      bit_offset: 0
      bit_width: 8
      description: Receive FIFO Depth
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_FIFO_DEPTH
      bit_offset: 8
      bit_width: 8
      description: Transmit FIFO Depth
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLKCFG
    addr: 0x8
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_PRSC
      bit_offset: 0
      bit_width: 8
      description: Clock Prescaler Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPCNT1_CLK_SEL
      bit_offset: 8
      bit_width: 2
      description: General Purpose Counter 1 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: GPCNT0_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: General Purpose Counter 0 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: DIVISOR
    addr: 0xc
    size_bits: 32
    description: Baud Rate Divisor Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x174
    fields:
    - !Field
      name: DIVISOR_VALUE
      bit_offset: 0
      bit_width: 9
      description: Divisor (F/D) Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000006
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: Inverse Convention
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICM
      bit_offset: 1
      bit_width: 1
      description: Initial Character Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 2
      bit_width: 1
      description: Auto NACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 3
      bit_width: 1
      description: Overrun NACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLSH_RX
      bit_offset: 8
      bit_width: 1
      description: Flush Receiver Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLSH_TX
      bit_offset: 9
      bit_width: 1
      description: Flush Transmitter Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW_RST
      bit_offset: 10
      bit_width: 1
      description: Software Reset Bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KILL_CLOCKS
      bit_offset: 11
      bit_width: 1
      description: Kill all internal clocks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE_EN
      bit_offset: 12
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOP_EN
      bit_offset: 13
      bit_width: 1
      description: STOP Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RCV_EN
      bit_offset: 16
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XMT_EN
      bit_offset: 17
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RCVR_11
      bit_offset: 18
      bit_width: 1
      description: Receiver 11 ETU Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DMA_EN
      bit_offset: 19
      bit_width: 1
      description: Receive DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DMA_EN
      bit_offset: 20
      bit_width: 1
      description: Transmit DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV_CRC_VAL
      bit_offset: 24
      bit_width: 1
      description: Invert bits in the CRC Output Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_OUT_FLIP
      bit_offset: 25
      bit_width: 1
      description: CRC Output Value Bit Reversal or Flip
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_IN_FLIP
      bit_offset: 26
      bit_width: 1
      description: CRC Input Byte's Bit Reversal or Flip Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_EN
      bit_offset: 27
      bit_width: 1
      description: Character Wait Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRC_EN
      bit_offset: 28
      bit_width: 1
      description: LRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_EN
      bit_offset: 29
      bit_width: 1
      description: CRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XMT_CRC_LRC
      bit_offset: 30
      bit_width: 1
      description: Transmit CRC or LRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_EN
      bit_offset: 31
      bit_width: 1
      description: Block Wait Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT_MASK
    addr: 0x14
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: RDT_IM
      bit_offset: 0
      bit_width: 1
      description: Receive Data Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC_IM
      bit_offset: 1
      bit_width: 1
      description: Transmit Complete Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFO_IM
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ETC_IM
      bit_offset: 3
      bit_width: 1
      description: Early Transmit Complete Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFE_IM
      bit_offset: 4
      bit_width: 1
      description: Transmit FIFO Empty Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNACK_IM
      bit_offset: 5
      bit_width: 1
      description: Transmit NACK Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFF_IM
      bit_offset: 6
      bit_width: 1
      description: Transmit FIFO Full Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDT_IM
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT0_IM
      bit_offset: 8
      bit_width: 1
      description: General Purpose Timer 0 Timeout Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_ERR_IM
      bit_offset: 9
      bit_width: 1
      description: Character Wait Time Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNACK_IM
      bit_offset: 10
      bit_width: 1
      description: Receiver NACK Threshold Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_ERR_IM
      bit_offset: 11
      bit_width: 1
      description: Block Wait Time Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGT_ERR_IM
      bit_offset: 12
      bit_width: 1
      description: Block Guard Time Error Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT1_IM
      bit_offset: 13
      bit_width: 1
      description: General Purpose Counter 1 Timeout Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DATA_IM
      bit_offset: 14
      bit_width: 1
      description: Receive Data Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEF_IM
      bit_offset: 15
      bit_width: 1
      description: Parity Error Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_THD
    addr: 0x18
    size_bits: 32
    description: Receiver Threshold Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RDT
      bit_offset: 0
      bit_width: 4
      description: Receiver Data Threshold Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RNCK_THD
      bit_offset: 8
      bit_width: 4
      description: Receiver NACK Threshold Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TX_THD
    addr: 0x1c
    size_bits: 32
    description: Transmitter Threshold Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: TDT
      bit_offset: 0
      bit_width: 4
      description: Transmitter Data Threshold Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNCK_THD
      bit_offset: 8
      bit_width: 4
      description: Transmitter NACK Threshold Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_STATUS
    addr: 0x20
    size_bits: 32
    description: Receive Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFO
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DATA
      bit_offset: 4
      bit_width: 1
      description: Receive Data Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDTF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Threshold Interrupt Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRC_OK
      bit_offset: 6
      bit_width: 1
      description: LRC Check OK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_OK
      bit_offset: 7
      bit_width: 1
      description: CRC Check OK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT_ERR
      bit_offset: 8
      bit_width: 1
      description: Character Wait Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTE
      bit_offset: 9
      bit_width: 1
      description: Received NACK Threshold Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT_ERR
      bit_offset: 10
      bit_width: 1
      description: Block Wait Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGT_ERR
      bit_offset: 11
      bit_width: 1
      description: Block Guard Time Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEF
      bit_offset: 12
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEF
      bit_offset: 13
      bit_width: 1
      description: Frame Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WPTR
      bit_offset: 16
      bit_width: 4
      description: Receive FIFO Write Pointer Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_CNT
      bit_offset: 24
      bit_width: 5
      description: Receive FIFO Byte Count
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
  - !Register
    name: TX_STATUS
    addr: 0x24
    size_bits: 32
    description: Transmitter Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb8
    fields:
    - !Field
      name: TNTE
      bit_offset: 0
      bit_width: 1
      description: Transmit NACK Threshold Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFE
      bit_offset: 3
      bit_width: 1
      description: Transmit FIFO Empty Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ETCF
      bit_offset: 4
      bit_width: 1
      description: Early Transmit Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 5
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFF
      bit_offset: 6
      bit_width: 1
      description: Transmit FIFO Full Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDTF
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Threshold Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT0_TO
      bit_offset: 8
      bit_width: 1
      description: General Purpose Counter 0 Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPCNT1_TO
      bit_offset: 9
      bit_width: 1
      description: General Purpose Counter 1 Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_RPTR
      bit_offset: 16
      bit_width: 4
      description: Transmit FIFO Read Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_CNT
      bit_offset: 24
      bit_width: 5
      description: Transmit FIFO Byte Count
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
  - !Register
    name: PCSR
    addr: 0x28
    size_bits: 32
    description: Port Control and Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: SAPD
      bit_offset: 0
      bit_width: 1
      description: Auto Power Down Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SVCC_EN
      bit_offset: 1
      bit_width: 1
      description: Vcc Enable for Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VCCENP
      bit_offset: 2
      bit_width: 1
      description: VCC Enable Polarity Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRST
      bit_offset: 3
      bit_width: 1
      description: Reset to Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCEN
      bit_offset: 4
      bit_width: 1
      description: Clock Enable for Smart Card
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCSP
      bit_offset: 5
      bit_width: 1
      description: Smart Card Clock Stop Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPD
      bit_offset: 7
      bit_width: 1
      description: Auto Power Down Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDIM
      bit_offset: 24
      bit_width: 1
      description: Smart Card Presence Detect Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDIF
      bit_offset: 25
      bit_width: 1
      description: Smart Card Presence Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDP
      bit_offset: 26
      bit_width: 1
      description: Smart Card Presence Detect Pin Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPDES
      bit_offset: 27
      bit_width: 1
      description: SIM Presence Detect Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_BUF
    addr: 0x2c
    size_bits: 32
    description: Receive Data Read Buffer
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RX_BYTE
      bit_offset: 0
      bit_width: 8
      description: Receive Data Byte Read
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_BUF
    addr: 0x30
    size_bits: 32
    description: Transmit Data Buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_BYTE
      bit_offset: 0
      bit_width: 8
      description: Transmit Data Byte
      read_allowed: false
      write_allowed: true
  - !Register
    name: TX_GETU
    addr: 0x34
    size_bits: 32
    description: Transmitter Guard ETU Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GETU
      bit_offset: 0
      bit_width: 8
      description: Transmitter Guard Time Value in ETU
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CWT_VAL
    addr: 0x38
    size_bits: 32
    description: Character Wait Time Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: CWT
      bit_offset: 0
      bit_width: 16
      description: Character Wait Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: BWT_VAL
    addr: 0x3c
    size_bits: 32
    description: Block Wait Time Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: BWT
      bit_offset: 0
      bit_width: 32
      description: Block Wait Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: BGT_VAL
    addr: 0x40
    size_bits: 32
    description: Block Guard Time Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BGT
      bit_offset: 0
      bit_width: 16
      description: Block Guard Time Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPCNT0_VAL
    addr: 0x44
    size_bits: 32
    description: General Purpose Counter 0 Timeout Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPCNT0
      bit_offset: 0
      bit_width: 16
      description: General Purpose Counter 0 Timeout Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPCNT1_VAL
    addr: 0x48
    size_bits: 32
    description: General Purpose Counter 1 Timeout Value
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPCNT1
      bit_offset: 0
      bit_width: 16
      description: General Purpose Counter 1 Timeout Value
      read_allowed: true
      write_allowed: true
- !Module
  name: QuadSPI0
  description: QuadSPI
  base_addr: 0x400da000
  size: 0x410
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf400c
    fields:
    - !Field
      name: SWRSTSD
      bit_offset: 0
      bit_width: 1
      description: Software reset for Serial Flash domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRSTHD
      bit_offset: 1
      bit_width: 1
      description: Software reset for AHB domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: END_CFG
      bit_offset: 2
      bit_width: 2
      description: Defines the endianness of the QSPI module.For more details refer
        to Byte Ordering Endianess
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_LAT_EN
      bit_offset: 5
      bit_width: 1
      description: 'DQS Latency Enable: This field is valid when latency is included
        in between read access from FLash in case when QSPI_MCR[DQS_EN] is 1'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DQS_EN
      bit_offset: 6
      bit_width: 1
      description: 'DQS enable: This field is valid for both SDR and DDR mode'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DDR_EN
      bit_offset: 7
      bit_width: 1
      description: 'DDR mode enable:'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: Clear RX FIFO. Invalidate the RX Buffer. This is a self-clearing
        field.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO/Buffer. Invalidate the TX Buffer content. This is
        a self-clearing field.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCLKCFG
      bit_offset: 24
      bit_width: 8
      description: Serial Clock Configuration
      read_allowed: true
      write_allowed: true
  - !Register
    name: IPCR
    addr: 0x8
    size_bits: 32
    description: IP Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDATSZ
      bit_offset: 0
      bit_width: 16
      description: 'IP data transfer size: Defines the data transfer size in bytes
        of the IP command.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAR_EN
      bit_offset: 16
      bit_width: 1
      description: When set, a transaction to two serial flash devices is triggered
        in parallel mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEQID
      bit_offset: 24
      bit_width: 4
      description: Points to a sequence in the Look-up-table
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR
    addr: 0xc
    size_bits: 32
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x303
    fields:
    - !Field
      name: TCSS
      bit_offset: 0
      bit_width: 4
      description: Serial flash CS setup time in terms of serial flash clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCSH
      bit_offset: 8
      bit_width: 4
      description: Serial flash CS hold time in terms of serial flash clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDH
      bit_offset: 16
      bit_width: 2
      description: 'Serial flash Data In hold time: This helps in meeting the Data
        In Hold time requirement of a Flash'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: BUF0CR
    addr: 0x10
    size_bits: 32
    description: Buffer0 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: MSTRID
      bit_offset: 0
      bit_width: 4
      description: 'Master ID: The ID of the AHB master associated with BUFFER0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADATSZ
      bit_offset: 8
      bit_width: 7
      description: AHB data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: HP_EN
      bit_offset: 31
      bit_width: 1
      description: 'High Priority Enable: When set, the master associated with this
        buffer is assigned a priority higher than the rest of the masters'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUF1CR
    addr: 0x14
    size_bits: 32
    description: Buffer1 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: MSTRID
      bit_offset: 0
      bit_width: 4
      description: 'Master ID: The ID of the AHB master associated with BUFFER1'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADATSZ
      bit_offset: 8
      bit_width: 7
      description: AHB data transfer size
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUF2CR
    addr: 0x18
    size_bits: 32
    description: Buffer2 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: MSTRID
      bit_offset: 0
      bit_width: 4
      description: 'Master ID: The ID of the AHB master associated with BUFFER2'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADATSZ
      bit_offset: 8
      bit_width: 7
      description: AHB data transfer size
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUF3CR
    addr: 0x1c
    size_bits: 32
    description: Buffer3 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: MSTRID
      bit_offset: 0
      bit_width: 4
      description: 'Master ID: The ID of the AHB master associated with BUFFER3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADATSZ
      bit_offset: 8
      bit_width: 7
      description: AHB data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALLMST
      bit_offset: 31
      bit_width: 1
      description: 'All master enable: When set, buffer3 acts as an all-master buffer'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BFGENCR
    addr: 0x20
    size_bits: 32
    description: Buffer Generic Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEQID
      bit_offset: 12
      bit_width: 4
      description: Points to a sequence in the Look-up-table
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAR_EN
      bit_offset: 16
      bit_width: 1
      description: When set, a transaction to two serial flash devices is triggered
        in parallel mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: SOCCR
    addr: 0x24
    size_bits: 32
    description: SOC Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QSPISRC
      bit_offset: 0
      bit_width: 3
      description: QSPI clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: DQSLPEN
      bit_offset: 8
      bit_width: 1
      description: When this bit is set the internal generated DQS is selected and
        looped back to QuadSPI, without going to DQS pad. DQSPADLPEN should be cleared
        when this bit is set.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DQSPADLPEN
      bit_offset: 9
      bit_width: 1
      description: When this bit is set the internal generated DQS will be sent to
        the DQS pad first and then looped back to QuadSPI. DQSLPEN should be cleared
        when this bit is set.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DQSPHASEL
      bit_offset: 10
      bit_width: 2
      description: Select phase shift for internal DQS generation. These bits are
        always zero in SDR mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DQSINVSEL
      bit_offset: 12
      bit_width: 1
      description: Select clock source for internal DQS generation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CK2EN
      bit_offset: 13
      bit_width: 1
      description: Flash CK2 clock pin enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIFFCKEN
      bit_offset: 14
      bit_width: 1
      description: Differential flash clock pins enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OCTEN
      bit_offset: 15
      bit_width: 1
      description: Octal data pins enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DLYTAPSELA
      bit_offset: 16
      bit_width: 6
      description: Delay chain tap number selection for QSPI Port A DQS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        1: '000001'
        2: '0000010'
        3: '0000011'
        4: '00000100'
        5: '00000101'
        6: '00000110'
        7: '00000111'
        8: '000001000'
        9: '000001001'
        10: '000001010'
        11: '000001011'
        12: '000001100'
        13: '000001101'
        14: '000001110'
        15: '000001111'
        16: '0000010000'
        17: '0000010001'
        18: '0000010010'
        19: '0000010011'
        20: '0000010100'
        21: '0000010101'
        22: '0000010110'
        23: '0000010111'
        24: '0000011000'
        25: '0000011001'
        26: '0000011010'
        27: '0000011011'
        28: '0000011100'
        29: '0000011101'
        30: '0000011110'
        31: '0000011111'
        32: '00000100000'
        33: '00000100001'
        34: '00000100010'
        35: '00000100011'
        36: '00000100100'
        37: '00000100101'
        38: '00000100110'
        39: '00000100111'
        40: '00000101000'
        41: '00000101001'
        42: '00000101010'
        43: '00000101011'
        44: '00000101100'
        45: '00000101101'
        46: '00000101110'
        47: '00000101111'
        48: '00000110000'
        49: '00000110001'
        50: '00000110010'
        51: '00000110011'
        52: '00000110100'
        53: '00000110101'
        54: '00000110110'
        55: '00000110111'
        56: '00000111000'
        57: '00000111001'
        58: '00000111010'
        59: '00000111011'
        60: '00000111100'
        61: '00000111101'
        62: '00000111110'
        63: '00000111111'
    - !Field
      name: DLYTAPSELB
      bit_offset: 24
      bit_width: 6
      description: Delay chain tap number selection for QSPI Port B DQS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        1: '000001'
        2: '0000010'
        3: '0000011'
        4: '00000100'
        5: '00000101'
        6: '00000110'
        7: '00000111'
        8: '000001000'
        9: '000001001'
        10: '000001010'
        11: '000001011'
        12: '000001100'
        13: '000001101'
        14: '000001110'
        15: '000001111'
        16: '0000010000'
        17: '0000010001'
        18: '0000010010'
        19: '0000010011'
        20: '0000010100'
        21: '0000010101'
        22: '0000010110'
        23: '0000010111'
        24: '0000011000'
        25: '0000011001'
        26: '0000011010'
        27: '0000011011'
        28: '0000011100'
        29: '0000011101'
        30: '0000011110'
        31: '0000011111'
        32: '00000100000'
        33: '00000100001'
        34: '00000100010'
        35: '00000100011'
        36: '00000100100'
        37: '00000100101'
        38: '00000100110'
        39: '00000100111'
        40: '00000101000'
        41: '00000101001'
        42: '00000101010'
        43: '00000101011'
        44: '00000101100'
        45: '00000101101'
        46: '00000101110'
        47: '00000101111'
        48: '00000110000'
        49: '00000110001'
        50: '00000110010'
        51: '00000110011'
        52: '00000110100'
        53: '00000110101'
        54: '00000110110'
        55: '00000110111'
        56: '00000111000'
        57: '00000111001'
        58: '00000111010'
        59: '00000111011'
        60: '00000111100'
        61: '00000111101'
        62: '00000111110'
        63: '00000111111'
  - !Register
    name: BUF0IND
    addr: 0x30
    size_bits: 32
    description: Buffer0 Top Index Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPINDX0
      bit_offset: 3
      bit_width: 29
      description: Top index of buffer 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUF1IND
    addr: 0x34
    size_bits: 32
    description: Buffer1 Top Index Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPINDX1
      bit_offset: 3
      bit_width: 29
      description: Top index of buffer 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUF2IND
    addr: 0x38
    size_bits: 32
    description: Buffer2 Top Index Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPINDX2
      bit_offset: 3
      bit_width: 29
      description: Top index of buffer 2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SFAR
    addr: 0x100
    size_bits: 32
    description: Serial Flash Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SFADR
      bit_offset: 0
      bit_width: 32
      description: Serial Flash Address. The register content is used as byte address
        for all following IP Commands.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SFACR
    addr: 0x104
    size_bits: 32
    description: Serial Flash Address Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAS
      bit_offset: 0
      bit_width: 4
      description: Column Address Space
      read_allowed: true
      write_allowed: true
    - !Field
      name: WA
      bit_offset: 16
      bit_width: 1
      description: Word Addressable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SMPR
    addr: 0x108
    size_bits: 32
    description: Sampling Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HSENA
      bit_offset: 0
      bit_width: 1
      description: Half Speed serial flash clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSPHS
      bit_offset: 1
      bit_width: 1
      description: Half Speed Phase selection for SDR instructions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HSDLY
      bit_offset: 2
      bit_width: 1
      description: Half Speed Delay selection for SDR instructions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSPHS
      bit_offset: 5
      bit_width: 1
      description: Full Speed Phase selection for SDR instructions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSDLY
      bit_offset: 6
      bit_width: 1
      description: 'Full Speed Delay selection for SDR instructions. Select the delay
        with respect to the reference edge for the sample point valid for full speed
        commands:'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DDRSMP
      bit_offset: 16
      bit_width: 3
      description: DDR Sampling point
      read_allowed: true
      write_allowed: true
  - !Register
    name: RBSR
    addr: 0x10c
    size_bits: 32
    description: RX Buffer Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDBFL
      bit_offset: 8
      bit_width: 5
      description: RX Buffer Fill Level, indicates how many entries of 4 bytes are
        still available in the RX Buffer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RDCTR
      bit_offset: 16
      bit_width: 16
      description: Read Counter, indicates how many entries of 4 bytes have been removed
        from the RX Buffer
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBCT
    addr: 0x110
    size_bits: 32
    description: RX Buffer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WMRK
      bit_offset: 0
      bit_width: 4
      description: 'RX Buffer Watermark: This field determines when the readout action
        of the RX Buffer is triggered'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXBRD
      bit_offset: 8
      bit_width: 1
      description: 'RX Buffer Readout: This bit specifies the access scheme for the
        RX Buffer readout.'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TBSR
    addr: 0x150
    size_bits: 32
    description: TX Buffer Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRBFL
      bit_offset: 8
      bit_width: 5
      description: TX Buffer Fill Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRCTR
      bit_offset: 16
      bit_width: 16
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: TBDR
    addr: 0x154
    size_bits: 32
    description: TX Buffer Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data On write access the data is written into the next available
        entry of the TX Buffer and the QPSI_TBSR[TRBFL] field is updated accordingly
      read_allowed: true
      write_allowed: true
  - !Register
    name: TBCT
    addr: 0x158
    size_bits: 32
    description: Tx Buffer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WMRK
      bit_offset: 0
      bit_width: 4
      description: Determines the watermark for the TX Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x15c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2003800
    fields:
    - !Field
      name: BUSY
      bit_offset: 0
      bit_width: 1
      description: 'Module Busy: Asserted when module is currently busy handling a
        transaction to an external flash device'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ACC
      bit_offset: 1
      bit_width: 1
      description: 'IP Access: Asserted when transaction currently executed was initiated
        by IP bus.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB_ACC
      bit_offset: 2
      bit_width: 1
      description: 'AHB Access: Asserted when the transaction currently executed was
        initiated by AHB bus.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHBGNT
      bit_offset: 5
      bit_width: 1
      description: 'AHB Command priority Granted: Asserted when another module has
        been granted priority of AHB Commands against IP Commands'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHBTRN
      bit_offset: 6
      bit_width: 1
      description: 'AHB Access Transaction pending: Asserted when there is a pending
        request on the AHB interface'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB0NE
      bit_offset: 7
      bit_width: 1
      description: 'AHB 0 Buffer Not Empty: Asserted when AHB 0 buffer contains data.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB1NE
      bit_offset: 8
      bit_width: 1
      description: 'AHB 1 Buffer Not Empty: Asserted when AHB 1 buffer contains data.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB2NE
      bit_offset: 9
      bit_width: 1
      description: 'AHB 2 Buffer Not Empty: Asserted when AHB 2 buffer contains data.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB3NE
      bit_offset: 10
      bit_width: 1
      description: 'AHB 3 Buffer Not Empty: Asserted when AHB 3 buffer contains data.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB0FUL
      bit_offset: 11
      bit_width: 1
      description: 'AHB 0 Buffer Full: Asserted when AHB 0 buffer is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB1FUL
      bit_offset: 12
      bit_width: 1
      description: 'AHB 1 Buffer Full: Asserted when AHB 1 buffer is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB2FUL
      bit_offset: 13
      bit_width: 1
      description: 'AHB 2 Buffer Full: Asserted when AHB 2 buffer is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHB3FUL
      bit_offset: 14
      bit_width: 1
      description: 'AHB 3 Buffer Full: Asserted when AHB 3 buffer is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWE
      bit_offset: 16
      bit_width: 1
      description: 'RX Buffer Watermark Exceeded: Asserted when the number of valid
        entries in the RX Buffer exceeds the number given in the QSPI_RBCT[WMRK] field'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFULL
      bit_offset: 19
      bit_width: 1
      description: 'RX Buffer Full: Asserted when the RX Buffer is full, i'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXDMA
      bit_offset: 23
      bit_width: 1
      description: 'RX Buffer DMA: Asserted when RX Buffer read out via DMA is active
        i.e DMA is requested or running.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXEDA
      bit_offset: 24
      bit_width: 1
      description: Tx Buffer Enough Data Available
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXWA
      bit_offset: 25
      bit_width: 1
      description: TX Buffer watermark Available
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXDMA
      bit_offset: 26
      bit_width: 1
      description: TXDMA
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFULL
      bit_offset: 27
      bit_width: 1
      description: 'TX Buffer Full: Asserted when no more data can be stored.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DLPSMP
      bit_offset: 29
      bit_width: 3
      description: 'Data learning pattern sampling point: The sampling point found
        by the controller with the data learning pattern'
      read_allowed: true
      write_allowed: false
  - !Register
    name: FR
    addr: 0x160
    size_bits: 32
    description: Flag Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000000
    fields:
    - !Field
      name: TFF
      bit_offset: 0
      bit_width: 1
      description: 'IP Command Transaction Finished Flag: Set when the QuadSPI module
        has finished a running IP Command'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPGEF
      bit_offset: 4
      bit_width: 1
      description: 'IP Command Trigger during AHB Grant Error Flag: Set when the following
        condition occurs: A write access occurs to the QSPI_IPCR[SEQID] field and
        the QSPI_SR[AHBGNT] bit is set'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPIEF
      bit_offset: 6
      bit_width: 1
      description: IP Command Trigger could not be executed Error Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPAEF
      bit_offset: 7
      bit_width: 1
      description: IP Command Trigger during AHB Access Error Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: IUEF
      bit_offset: 11
      bit_width: 1
      description: 'IP Command Usage Error Flag: Set when in parallel flash mode the
        execution of an IP Command is started with more than one pad enabled and the
        sequence pointed to by the sequence ID contains a WRITE or a WRITE_DDR command'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABOF
      bit_offset: 12
      bit_width: 1
      description: 'AHB Buffer Overflow Flag: Set when the size of the AHB access
        exceeds the size of the AHB buffer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AIBSEF
      bit_offset: 13
      bit_width: 1
      description: 'AHB Illegal Burst Size Error Flag: Set whenever the total burst
        size(size x beat) of an AHB transaction is greater than the prefetch data
        size'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AITEF
      bit_offset: 14
      bit_width: 1
      description: AHB Illegal transaction error flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABSEF
      bit_offset: 15
      bit_width: 1
      description: 'AHB Sequence Error Flag: Set when the execution of an AHB Command
        is started with a WRITE or WRITE_DDR Command in the sequence pointed to by
        the QSPI_BUFxCR register'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBDF
      bit_offset: 16
      bit_width: 1
      description: 'RX Buffer Drain Flag: Will be set if the QuadSPI_SR[RXWE] status
        bit is asserted'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBOF
      bit_offset: 17
      bit_width: 1
      description: 'RX Buffer Overflow Flag: Set when not all the data read from the
        serial flash device could be pushed into the RX Buffer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ILLINE
      bit_offset: 23
      bit_width: 1
      description: 'Illegal Instruction Error Flag: Set when an illegal instruction
        is encountered by the controller in any of the sequences'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TBUF
      bit_offset: 26
      bit_width: 1
      description: 'TX Buffer Underrun Flag: Set when the module tried to pull data
        although TX Buffer was emptyor the buffer contains less than 128bits of data'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TBFF
      bit_offset: 27
      bit_width: 1
      description: 'TX Buffer Fill Flag: Before writing to the TX buffer, this bit
        should be cleared'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLPFF
      bit_offset: 31
      bit_width: 1
      description: 'Data Learning Pattern Failure Flag: Set when DATA_LEARN instruction
        was encountered in a sequence but no sampling point was found for the data
        learning patternin case only 8 bit data learning is requested for non DQS
        mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSER
    addr: 0x164
    size_bits: 32
    description: Interrupt and DMA Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TFIE
      bit_offset: 0
      bit_width: 1
      description: Transaction Finished Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPGEIE
      bit_offset: 4
      bit_width: 1
      description: IP Command Trigger during AHB Grant Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPIEIE
      bit_offset: 6
      bit_width: 1
      description: IP Command Trigger during IP Access Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IPAEIE
      bit_offset: 7
      bit_width: 1
      description: IP Command Trigger during AHB Access Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IUEIE
      bit_offset: 11
      bit_width: 1
      description: IP Command Usage Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABOIE
      bit_offset: 12
      bit_width: 1
      description: AHB Buffer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIBSIE
      bit_offset: 13
      bit_width: 1
      description: AHB Illegal Burst Size Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AITIE
      bit_offset: 14
      bit_width: 1
      description: AHB Illegal transaction interrupt enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABSEIE
      bit_offset: 15
      bit_width: 1
      description: 'AHB Sequence Error Interrupt Enable: Triggered by ABSEF flags
        of QSPI_FR'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RBDIE
      bit_offset: 16
      bit_width: 1
      description: 'RX Buffer Drain Interrupt Enable: Enables generation of IRQ requests
        for RX Buffer Drain'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RBOIE
      bit_offset: 17
      bit_width: 1
      description: RX Buffer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RBDDE
      bit_offset: 21
      bit_width: 1
      description: 'RX Buffer Drain DMA Enable: Enables generation of DMA requests
        for RX Buffer Drain'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILLINIE
      bit_offset: 23
      bit_width: 1
      description: Illegal Instruction Error Interrupt Enable. Triggered by ILLINE
        flag in QSPI_FR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TBFDE
      bit_offset: 25
      bit_width: 1
      description: TX Buffer Fill DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TBUIE
      bit_offset: 26
      bit_width: 1
      description: TX Buffer Underrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TBFIE
      bit_offset: 27
      bit_width: 1
      description: TX Buffer Fill Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DLPFIE
      bit_offset: 31
      bit_width: 1
      description: Data Learning Pattern Failure Interrupt enable . Triggered by DLPFF
        flag in QSPI_FR register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SPNDST
    addr: 0x168
    size_bits: 32
    description: Sequence Suspend Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SUSPND
      bit_offset: 0
      bit_width: 1
      description: When set, it signifies that a sequence is in suspended state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPDBUF
      bit_offset: 6
      bit_width: 2
      description: 'Suspended Buffer: Provides the suspended buffer number. Valid
        only when SUSPND is set to 1''b1'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATLFT
      bit_offset: 9
      bit_width: 6
      description: 'Data left: Provides information about the amount of data left
        to be read in the suspended sequence'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SPTRCLR
    addr: 0x16c
    size_bits: 32
    description: Sequence Pointer Clear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BFPTRC
      bit_offset: 0
      bit_width: 1
      description: 'Buffer Pointer Clear: 1: Clears the sequence pointer for AHB accesses
        as defined in QuadSPI_BFGENCR'
      read_allowed: false
      write_allowed: true
    - !Field
      name: IPPTRC
      bit_offset: 8
      bit_width: 1
      description: 'IP Pointer Clear: 1: Clears the sequence pointer for IP accesses
        as defined in QuadSPI_IPCR This is a self-clearing field'
      read_allowed: false
      write_allowed: true
  - !Register
    name: SFA1AD
    addr: 0x180
    size_bits: 32
    description: Serial Flash A1 Top Address
    read_allowed: true
    write_allowed: true
    reset_value: 0x6ffffc00
    fields:
    - !Field
      name: TPADA1
      bit_offset: 10
      bit_width: 22
      description: Top address for Serial Flash A1. In effect, TPADxx is the first
        location of the next memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SFA2AD
    addr: 0x184
    size_bits: 32
    description: Serial Flash A2 Top Address
    read_allowed: true
    write_allowed: true
    reset_value: 0x6ffffc00
    fields:
    - !Field
      name: TPADA2
      bit_offset: 10
      bit_width: 22
      description: Top address for Serial Flash A2. In effect, TPxxAD is the first
        location of the next memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SFB1AD
    addr: 0x188
    size_bits: 32
    description: Serial Flash B1Top Address
    read_allowed: true
    write_allowed: true
    reset_value: 0x6ffffc00
    fields:
    - !Field
      name: TPADB1
      bit_offset: 10
      bit_width: 22
      description: Top address for Serial Flash B1.In effect, TPxxAD is the first
        location of the next memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SFB2AD
    addr: 0x18c
    size_bits: 32
    description: Serial Flash B2Top Address
    read_allowed: true
    write_allowed: true
    reset_value: 0x6ffffc00
    fields:
    - !Field
      name: TPADB2
      bit_offset: 10
      bit_width: 22
      description: Top address for Serial Flash B2. In effect, TPxxAD is the first
        location of the next memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DLPR
    addr: 0x190
    size_bits: 32
    description: Data Learn Pattern Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xaa553443
    fields:
    - !Field
      name: DLPV
      bit_offset: 0
      bit_width: 32
      description: 'Data Learning Pattern Value: This value is used for data learning
        in DDR and DQS mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUTKEY
    addr: 0x300
    size_bits: 32
    description: LUT Key Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5af05af0
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: The key to lock or unlock the LUT. The KEY is 0x5AF05AF0. The read
        value is always 0x5AF05AF0
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCKCR
    addr: 0x304
    size_bits: 32
    description: LUT Lock Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCK
      bit_offset: 0
      bit_width: 1
      description: 'Locks the LUT when the following condition is met: This register
        is written just after the LUTKEYLUT Key Register The LUT key register was
        written with 0x5AF05AF0 key'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UNLOCK
      bit_offset: 1
      bit_width: 1
      description: 'Unlocks the LUT when the following two conditions are met: 1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RBDR0
    addr: 0x200
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR1
    addr: 0x204
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR2
    addr: 0x208
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR3
    addr: 0x20c
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR4
    addr: 0x210
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR5
    addr: 0x214
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR6
    addr: 0x218
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR7
    addr: 0x21c
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR8
    addr: 0x220
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR9
    addr: 0x224
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR10
    addr: 0x228
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR11
    addr: 0x22c
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR12
    addr: 0x230
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR13
    addr: 0x234
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR14
    addr: 0x238
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RBDR15
    addr: 0x23c
    size_bits: 32
    description: RX Buffer Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: LUT0
    addr: 0x310
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT1
    addr: 0x314
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT2
    addr: 0x318
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT3
    addr: 0x31c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT4
    addr: 0x320
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT5
    addr: 0x324
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT6
    addr: 0x328
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT7
    addr: 0x32c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT8
    addr: 0x330
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT9
    addr: 0x334
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT10
    addr: 0x338
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT11
    addr: 0x33c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT12
    addr: 0x340
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT13
    addr: 0x344
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT14
    addr: 0x348
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT15
    addr: 0x34c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT16
    addr: 0x350
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT17
    addr: 0x354
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT18
    addr: 0x358
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT19
    addr: 0x35c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT20
    addr: 0x360
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT21
    addr: 0x364
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT22
    addr: 0x368
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT23
    addr: 0x36c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT24
    addr: 0x370
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT25
    addr: 0x374
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT26
    addr: 0x378
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT27
    addr: 0x37c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT28
    addr: 0x380
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT29
    addr: 0x384
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT30
    addr: 0x388
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT31
    addr: 0x38c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT32
    addr: 0x390
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT33
    addr: 0x394
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT34
    addr: 0x398
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT35
    addr: 0x39c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT36
    addr: 0x3a0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT37
    addr: 0x3a4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT38
    addr: 0x3a8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT39
    addr: 0x3ac
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT40
    addr: 0x3b0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT41
    addr: 0x3b4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT42
    addr: 0x3b8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT43
    addr: 0x3bc
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT44
    addr: 0x3c0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT45
    addr: 0x3c4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT46
    addr: 0x3c8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT47
    addr: 0x3cc
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT48
    addr: 0x3d0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT49
    addr: 0x3d4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT50
    addr: 0x3d8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT51
    addr: 0x3dc
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT52
    addr: 0x3e0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT53
    addr: 0x3e4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT54
    addr: 0x3e8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT55
    addr: 0x3ec
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT56
    addr: 0x3f0
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT57
    addr: 0x3f4
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT58
    addr: 0x3f8
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT59
    addr: 0x3fc
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT60
    addr: 0x400
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT61
    addr: 0x404
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT62
    addr: 0x408
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT63
    addr: 0x40c
    size_bits: 32
    description: Look-up Table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPRND0
      bit_offset: 0
      bit_width: 8
      description: Operand for INSTR0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD0
      bit_offset: 8
      bit_width: 2
      description: Pad information for INSTR0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR0
      bit_offset: 10
      bit_width: 6
      description: Instruction 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPRND1
      bit_offset: 16
      bit_width: 8
      description: Operand for INSTR1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD1
      bit_offset: 24
      bit_width: 2
      description: Pad information for INSTR1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSTR1
      bit_offset: 26
      bit_width: 6
      description: Instruction 1
      read_allowed: true
      write_allowed: true
- !Module
  name: OTFAD
  description: OTFAD
  base_addr: 0x400dac00
  size: 0x1e0
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSVM
      bit_offset: 2
      bit_width: 1
      description: Force Security Violation Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLDM
      bit_offset: 3
      bit_width: 1
      description: Force Logically Disabled Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RRAE
      bit_offset: 7
      bit_width: 1
      description: Restricted Register Access Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCTX
      bit_offset: 16
      bit_width: 2
      description: CRC Context
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CRCE
      bit_offset: 20
      bit_width: 1
      description: CRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCI
      bit_offset: 21
      bit_width: 1
      description: CRC Initialization
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GE
      bit_offset: 31
      bit_width: 1
      description: Global OTFAD Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x40
    fields:
    - !Field
      name: MDPCP
      bit_offset: 1
      bit_width: 1
      description: MDPC Present
      read_allowed: true
      write_allowed: false
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Operating Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: NCTX
      bit_offset: 4
      bit_width: 4
      description: Number of Contexts
      read_allowed: true
      write_allowed: false
    - !Field
      name: HRL
      bit_offset: 24
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: RRAM
      bit_offset: 28
      bit_width: 1
      description: Restricted Register Access Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GEM
      bit_offset: 29
      bit_width: 1
      description: Global Enable Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRC
    addr: 0x8
    size_bits: 32
    description: Cyclic Redundancy Check Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRCD
      bit_offset: 0
      bit_width: 32
      description: CRC Data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_KEY_W0
    addr: 0x100
    size_bits: 32
    description: AES Key Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_KEY_W0
    addr: 0x140
    size_bits: 32
    description: AES Key Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_KEY_W0
    addr: 0x180
    size_bits: 32
    description: AES Key Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_KEY_W0
    addr: 0x1c0
    size_bits: 32
    description: AES Key Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_KEY_W1
    addr: 0x104
    size_bits: 32
    description: AES Key Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_KEY_W1
    addr: 0x144
    size_bits: 32
    description: AES Key Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_KEY_W1
    addr: 0x184
    size_bits: 32
    description: AES Key Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_KEY_W1
    addr: 0x1c4
    size_bits: 32
    description: AES Key Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_KEY_W2
    addr: 0x108
    size_bits: 32
    description: AES Key Word2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W2KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_KEY_W2
    addr: 0x148
    size_bits: 32
    description: AES Key Word2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W2KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_KEY_W2
    addr: 0x188
    size_bits: 32
    description: AES Key Word2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W2KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_KEY_W2
    addr: 0x1c8
    size_bits: 32
    description: AES Key Word2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W2KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_KEY_W3
    addr: 0x10c
    size_bits: 32
    description: AES Key Word3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W3KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_KEY_W3
    addr: 0x14c
    size_bits: 32
    description: AES Key Word3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W3KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_KEY_W3
    addr: 0x18c
    size_bits: 32
    description: AES Key Word3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W3KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_KEY_W3
    addr: 0x1cc
    size_bits: 32
    description: AES Key Word3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W3KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_CTR_W0
    addr: 0x110
    size_bits: 32
    description: AES Counter Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_CTR_W0
    addr: 0x150
    size_bits: 32
    description: AES Counter Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_CTR_W0
    addr: 0x190
    size_bits: 32
    description: AES Counter Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_CTR_W0
    addr: 0x1d0
    size_bits: 32
    description: AES Counter Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W0CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_CTR_W1
    addr: 0x114
    size_bits: 32
    description: AES Counter Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_CTR_W1
    addr: 0x154
    size_bits: 32
    description: AES Counter Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_CTR_W1
    addr: 0x194
    size_bits: 32
    description: AES Counter Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_CTR_W1
    addr: 0x1d4
    size_bits: 32
    description: AES Counter Word1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: W1CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_RGD_W0
    addr: 0x118
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_RGD_W0
    addr: 0x158
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_RGD_W0
    addr: 0x198
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_RGD_W0
    addr: 0x1d8
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX0_RGD_W1
    addr: 0x11c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: Aes Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX1_RGD_W1
    addr: 0x15c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: Aes Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX2_RGD_W1
    addr: 0x19c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: Aes Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX3_RGD_W1
    addr: 0x1dc
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: Aes Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
- !Module
  name: FLEXIO0
  description: The FLEXIO Memory Map/Register Definition can be found here.
  base_addr: 0x400df000
  size: 0x7a0
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1010001
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10200808
    fields:
    - !Field
      name: SHIFTER
      bit_offset: 0
      bit_width: 8
      description: Shifter Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER
      bit_offset: 8
      bit_width: 8
      description: Timer Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN
      bit_offset: 16
      bit_width: 8
      description: Pin Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRIGGER
      bit_offset: 24
      bit_width: 8
      description: Trigger Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: FlexIO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXEN
      bit_offset: 0
      bit_width: 1
      description: FlexIO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWRST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FASTACC
      bit_offset: 2
      bit_width: 1
      description: Fast Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGE
      bit_offset: 30
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEN
      bit_offset: 31
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PIN
    addr: 0xc
    size_bits: 32
    description: Pin State Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Pin Data Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHIFTSTAT
    addr: 0x10
    size_bits: 32
    description: Shifter Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSF
      bit_offset: 0
      bit_width: 8
      description: Shifter Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SHIFTERR
    addr: 0x14
    size_bits: 32
    description: Shifter Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEF
      bit_offset: 0
      bit_width: 8
      description: Shifter Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TIMSTAT
    addr: 0x18
    size_bits: 32
    description: Timer Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSF
      bit_offset: 0
      bit_width: 8
      description: Timer Status Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SHIFTSIEN
    addr: 0x20
    size_bits: 32
    description: Shifter Status Interrupt Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSIE
      bit_offset: 0
      bit_width: 8
      description: Shifter Status Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SHIFTEIEN
    addr: 0x24
    size_bits: 32
    description: Shifter Error Interrupt Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEIE
      bit_offset: 0
      bit_width: 8
      description: Shifter Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TIMIEN
    addr: 0x28
    size_bits: 32
    description: Timer Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEIE
      bit_offset: 0
      bit_width: 8
      description: Timer Status Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SHIFTSDEN
    addr: 0x30
    size_bits: 32
    description: Shifter Status DMA Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSDE
      bit_offset: 0
      bit_width: 8
      description: Shifter Status DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SHIFTSTATE
    addr: 0x40
    size_bits: 32
    description: Shifter State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 3
      description: Current State Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL0
    addr: 0x80
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL1
    addr: 0x84
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL2
    addr: 0x88
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL3
    addr: 0x8c
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL4
    addr: 0x90
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL5
    addr: 0x94
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL6
    addr: 0x98
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL7
    addr: 0x9c
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG0
    addr: 0x100
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG1
    addr: 0x104
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG2
    addr: 0x108
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG3
    addr: 0x10c
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG4
    addr: 0x110
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG5
    addr: 0x114
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG6
    addr: 0x118
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG7
    addr: 0x11c
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF0
    addr: 0x200
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF1
    addr: 0x204
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF2
    addr: 0x208
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF3
    addr: 0x20c
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF4
    addr: 0x210
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF5
    addr: 0x214
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF6
    addr: 0x218
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF7
    addr: 0x21c
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS0
    addr: 0x280
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS1
    addr: 0x284
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS2
    addr: 0x288
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS3
    addr: 0x28c
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS4
    addr: 0x290
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS5
    addr: 0x294
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS6
    addr: 0x298
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS7
    addr: 0x29c
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS0
    addr: 0x300
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS1
    addr: 0x304
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS2
    addr: 0x308
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS3
    addr: 0x30c
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS4
    addr: 0x310
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS5
    addr: 0x314
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS6
    addr: 0x318
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS7
    addr: 0x31c
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS0
    addr: 0x380
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS1
    addr: 0x384
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS2
    addr: 0x388
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS3
    addr: 0x38c
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS4
    addr: 0x390
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS5
    addr: 0x394
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS6
    addr: 0x398
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS7
    addr: 0x39c
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL0
    addr: 0x400
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL1
    addr: 0x404
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL2
    addr: 0x408
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL3
    addr: 0x40c
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL4
    addr: 0x410
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL5
    addr: 0x414
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL6
    addr: 0x418
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL7
    addr: 0x41c
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCFG0
    addr: 0x480
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG1
    addr: 0x484
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG2
    addr: 0x488
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG3
    addr: 0x48c
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG4
    addr: 0x490
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG5
    addr: 0x494
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG6
    addr: 0x498
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCFG7
    addr: 0x49c
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
        7: '111'
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: TIMCMP0
    addr: 0x500
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP1
    addr: 0x504
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP2
    addr: 0x508
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP3
    addr: 0x50c
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP4
    addr: 0x510
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP5
    addr: 0x514
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP6
    addr: 0x518
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP7
    addr: 0x51c
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS0
    addr: 0x680
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS1
    addr: 0x684
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS2
    addr: 0x688
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS3
    addr: 0x68c
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS4
    addr: 0x690
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS5
    addr: 0x694
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS6
    addr: 0x698
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS7
    addr: 0x69c
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS0
    addr: 0x700
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS1
    addr: 0x704
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS2
    addr: 0x708
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS3
    addr: 0x70c
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS4
    addr: 0x710
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS5
    addr: 0x714
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS6
    addr: 0x718
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS7
    addr: 0x71c
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS0
    addr: 0x780
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS1
    addr: 0x784
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS2
    addr: 0x788
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS3
    addr: 0x78c
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS4
    addr: 0x790
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS5
    addr: 0x794
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS6
    addr: 0x798
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS7
    addr: 0x79c
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIOA
  description: General Purpose Input/Output
  base_addr: 0x400ff000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOB
  description: General Purpose Input/Output
  base_addr: 0x400ff040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOC
  description: General Purpose Input/Output
  base_addr: 0x400ff080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOD
  description: General Purpose Input/Output
  base_addr: 0x400ff0c0
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOE
  description: General Purpose Input/Output
  base_addr: 0x400ff100
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MCM
  description: Core Platform Miscellaneous Control Module
  base_addr: 0xe0080000
  size: 0x3c
  registers:
  - !Register
    name: PLASC
    addr: 0x8
    size_bits: 16
    description: Crossbar Switch (AXBS) Slave Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x3f
    fields:
    - !Field
      name: ASC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the ASC field indicates whether there is a corresponding
        connection to the crossbar switch's slave input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLAMC
    addr: 0xa
    size_bits: 16
    description: Crossbar Switch (AXBS) Master Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x1f
    fields:
    - !Field
      name: AMC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the AMC field indicates whether there is a corresponding
        connection to the AXBS master input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CR
    addr: 0xc
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRAMUAP
      bit_offset: 24
      bit_width: 2
      description: SRAM_U arbitration priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SRAMUWP
      bit_offset: 26
      bit_width: 1
      description: SRAM_U write protect
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAMLAP
      bit_offset: 28
      bit_width: 2
      description: SRAM_L arbitration priority
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SRAMLWP
      bit_offset: 30
      bit_width: 1
      description: SRAM_L Write Protect
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISCR
    addr: 0x10
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIOC
      bit_offset: 8
      bit_width: 1
      description: FPU invalid operation interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDZC
      bit_offset: 9
      bit_width: 1
      description: FPU divide-by-zero interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FOFC
      bit_offset: 10
      bit_width: 1
      description: FPU overflow interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FUFC
      bit_offset: 11
      bit_width: 1
      description: FPU underflow interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIXC
      bit_offset: 12
      bit_width: 1
      description: FPU inexact interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIDC
      bit_offset: 15
      bit_width: 1
      description: FPU input denormal interrupt status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIOCE
      bit_offset: 24
      bit_width: 1
      description: FPU invalid operation interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDZCE
      bit_offset: 25
      bit_width: 1
      description: FPU divide-by-zero interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FOFCE
      bit_offset: 26
      bit_width: 1
      description: FPU overflow interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FUFCE
      bit_offset: 27
      bit_width: 1
      description: FPU underflow interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIXCE
      bit_offset: 28
      bit_width: 1
      description: FPU inexact interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIDCE
      bit_offset: 31
      bit_width: 1
      description: FPU input denormal interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FADR
    addr: 0x20
    size_bits: 32
    description: Fault address register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: Fault address
      read_allowed: true
      write_allowed: false
  - !Register
    name: FATR
    addr: 0x24
    size_bits: 32
    description: Fault attributes register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BEDA
      bit_offset: 0
      bit_width: 1
      description: Bus error access type
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEMD
      bit_offset: 1
      bit_width: 1
      description: Bus error privilege level
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BESZ
      bit_offset: 4
      bit_width: 2
      description: Bus error size
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: BEWT
      bit_offset: 7
      bit_width: 1
      description: Bus error write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BEMN
      bit_offset: 8
      bit_width: 4
      description: Bus error master number
      read_allowed: true
      write_allowed: false
    - !Field
      name: BEOVR
      bit_offset: 31
      bit_width: 1
      description: Bus error overrun
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FDR
    addr: 0x28
    size_bits: 32
    description: Fault data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Fault data
      read_allowed: true
      write_allowed: false
  - !Register
    name: PID
    addr: 0x30
    size_bits: 32
    description: Process ID register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PID
      bit_offset: 0
      bit_width: 8
      description: M0_PID And M1_PID For MPU
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPO
    addr: 0x40
    size_bits: 32
    description: Compute Operation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPOREQ
      bit_offset: 0
      bit_width: 1
      description: Compute Operation request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOACK
      bit_offset: 1
      bit_width: 1
      description: Compute Operation acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOWOI
      bit_offset: 2
      bit_width: 1
      description: Compute Operation wakeup on interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAU
  description: Memory Mapped Cryptographic Acceleration Unit (MMCAU)
  base_addr: 0xe0081000
  size: 0xb6c
  registers:
  - !Register
    name: CAU_DIRECT0
    addr: 0x0
    size_bits: 32
    description: Direct access register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT0
      bit_offset: 0
      bit_width: 32
      description: Direct register 0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT1
    addr: 0x4
    size_bits: 32
    description: Direct access register 1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT1
      bit_offset: 0
      bit_width: 32
      description: Direct register 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT2
    addr: 0x8
    size_bits: 32
    description: Direct access register 2
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT2
      bit_offset: 0
      bit_width: 32
      description: Direct register 2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT3
    addr: 0xc
    size_bits: 32
    description: Direct access register 3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT3
      bit_offset: 0
      bit_width: 32
      description: Direct register 3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT4
    addr: 0x10
    size_bits: 32
    description: Direct access register 4
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT4
      bit_offset: 0
      bit_width: 32
      description: Direct register 4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT5
    addr: 0x14
    size_bits: 32
    description: Direct access register 5
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT5
      bit_offset: 0
      bit_width: 32
      description: Direct register 5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT6
    addr: 0x18
    size_bits: 32
    description: Direct access register 6
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT6
      bit_offset: 0
      bit_width: 32
      description: Direct register 6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT7
    addr: 0x1c
    size_bits: 32
    description: Direct access register 7
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT7
      bit_offset: 0
      bit_width: 32
      description: Direct register 7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT8
    addr: 0x20
    size_bits: 32
    description: Direct access register 8
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT8
      bit_offset: 0
      bit_width: 32
      description: Direct register 8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT9
    addr: 0x24
    size_bits: 32
    description: Direct access register 9
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT9
      bit_offset: 0
      bit_width: 32
      description: Direct register 9
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT10
    addr: 0x28
    size_bits: 32
    description: Direct access register 10
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT10
      bit_offset: 0
      bit_width: 32
      description: Direct register 10
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT11
    addr: 0x2c
    size_bits: 32
    description: Direct access register 11
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT11
      bit_offset: 0
      bit_width: 32
      description: Direct register 11
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT12
    addr: 0x30
    size_bits: 32
    description: Direct access register 12
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT12
      bit_offset: 0
      bit_width: 32
      description: Direct register 12
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT13
    addr: 0x34
    size_bits: 32
    description: Direct access register 13
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT13
      bit_offset: 0
      bit_width: 32
      description: Direct register 13
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT14
    addr: 0x38
    size_bits: 32
    description: Direct access register 14
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT14
      bit_offset: 0
      bit_width: 32
      description: Direct register 14
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT15
    addr: 0x3c
    size_bits: 32
    description: Direct access register 15
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT15
      bit_offset: 0
      bit_width: 32
      description: Direct register 15
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CASR
    addr: 0x840
    size_bits: 32
    description: Status register - Load Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_LDR_CAA
    addr: 0x844
    size_bits: 32
    description: Accumulator register - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA0
    addr: 0x848
    size_bits: 32
    description: General Purpose Register 0 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA1
    addr: 0x84c
    size_bits: 32
    description: General Purpose Register 1 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA2
    addr: 0x850
    size_bits: 32
    description: General Purpose Register 2 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA3
    addr: 0x854
    size_bits: 32
    description: General Purpose Register 3 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA4
    addr: 0x858
    size_bits: 32
    description: General Purpose Register 4 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA5
    addr: 0x85c
    size_bits: 32
    description: General Purpose Register 5 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA6
    addr: 0x860
    size_bits: 32
    description: General Purpose Register 6 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA7
    addr: 0x864
    size_bits: 32
    description: General Purpose Register 7 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA8
    addr: 0x868
    size_bits: 32
    description: General Purpose Register 8 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_STR_CASR
    addr: 0x880
    size_bits: 32
    description: Status register - Store Register command
    read_allowed: true
    write_allowed: false
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_STR_CAA
    addr: 0x884
    size_bits: 32
    description: Accumulator register - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA0
    addr: 0x888
    size_bits: 32
    description: General Purpose Register 0 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA1
    addr: 0x88c
    size_bits: 32
    description: General Purpose Register 1 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA2
    addr: 0x890
    size_bits: 32
    description: General Purpose Register 2 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA3
    addr: 0x894
    size_bits: 32
    description: General Purpose Register 3 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA4
    addr: 0x898
    size_bits: 32
    description: General Purpose Register 4 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA5
    addr: 0x89c
    size_bits: 32
    description: General Purpose Register 5 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA6
    addr: 0x8a0
    size_bits: 32
    description: General Purpose Register 6 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA7
    addr: 0x8a4
    size_bits: 32
    description: General Purpose Register 7 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA8
    addr: 0x8a8
    size_bits: 32
    description: General Purpose Register 8 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_ADR_CASR
    addr: 0x8c0
    size_bits: 32
    description: Status register - Add Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ADR_CAA
    addr: 0x8c4
    size_bits: 32
    description: Accumulator register - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA0
    addr: 0x8c8
    size_bits: 32
    description: General Purpose Register 0 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA1
    addr: 0x8cc
    size_bits: 32
    description: General Purpose Register 1 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA2
    addr: 0x8d0
    size_bits: 32
    description: General Purpose Register 2 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA3
    addr: 0x8d4
    size_bits: 32
    description: General Purpose Register 3 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA4
    addr: 0x8d8
    size_bits: 32
    description: General Purpose Register 4 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA5
    addr: 0x8dc
    size_bits: 32
    description: General Purpose Register 5 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA6
    addr: 0x8e0
    size_bits: 32
    description: General Purpose Register 6 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA7
    addr: 0x8e4
    size_bits: 32
    description: General Purpose Register 7 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA8
    addr: 0x8e8
    size_bits: 32
    description: General Purpose Register 8 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CASR
    addr: 0x900
    size_bits: 32
    description: Status register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_RADR_CAA
    addr: 0x904
    size_bits: 32
    description: Accumulator register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA0
    addr: 0x908
    size_bits: 32
    description: General Purpose Register 0 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA1
    addr: 0x90c
    size_bits: 32
    description: General Purpose Register 1 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA2
    addr: 0x910
    size_bits: 32
    description: General Purpose Register 2 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA3
    addr: 0x914
    size_bits: 32
    description: General Purpose Register 3 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA4
    addr: 0x918
    size_bits: 32
    description: General Purpose Register 4 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA5
    addr: 0x91c
    size_bits: 32
    description: General Purpose Register 5 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA6
    addr: 0x920
    size_bits: 32
    description: General Purpose Register 6 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA7
    addr: 0x924
    size_bits: 32
    description: General Purpose Register 7 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA8
    addr: 0x928
    size_bits: 32
    description: General Purpose Register 8 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CASR
    addr: 0x980
    size_bits: 32
    description: Status register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_XOR_CAA
    addr: 0x984
    size_bits: 32
    description: Accumulator register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA0
    addr: 0x988
    size_bits: 32
    description: General Purpose Register 0 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA1
    addr: 0x98c
    size_bits: 32
    description: General Purpose Register 1 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA2
    addr: 0x990
    size_bits: 32
    description: General Purpose Register 2 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA3
    addr: 0x994
    size_bits: 32
    description: General Purpose Register 3 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA4
    addr: 0x998
    size_bits: 32
    description: General Purpose Register 4 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA5
    addr: 0x99c
    size_bits: 32
    description: General Purpose Register 5 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA6
    addr: 0x9a0
    size_bits: 32
    description: General Purpose Register 6 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA7
    addr: 0x9a4
    size_bits: 32
    description: General Purpose Register 7 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA8
    addr: 0x9a8
    size_bits: 32
    description: General Purpose Register 8 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CASR
    addr: 0x9c0
    size_bits: 32
    description: Status register - Rotate Left command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ROTL_CAA
    addr: 0x9c4
    size_bits: 32
    description: Accumulator register - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA0
    addr: 0x9c8
    size_bits: 32
    description: General Purpose Register 0 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA1
    addr: 0x9cc
    size_bits: 32
    description: General Purpose Register 1 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA2
    addr: 0x9d0
    size_bits: 32
    description: General Purpose Register 2 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA3
    addr: 0x9d4
    size_bits: 32
    description: General Purpose Register 3 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA4
    addr: 0x9d8
    size_bits: 32
    description: General Purpose Register 4 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA5
    addr: 0x9dc
    size_bits: 32
    description: General Purpose Register 5 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA6
    addr: 0x9e0
    size_bits: 32
    description: General Purpose Register 6 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA7
    addr: 0x9e4
    size_bits: 32
    description: General Purpose Register 7 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA8
    addr: 0x9e8
    size_bits: 32
    description: General Purpose Register 8 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CASR
    addr: 0xb00
    size_bits: 32
    description: Status register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESC_CAA
    addr: 0xb04
    size_bits: 32
    description: Accumulator register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA0
    addr: 0xb08
    size_bits: 32
    description: General Purpose Register 0 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA1
    addr: 0xb0c
    size_bits: 32
    description: General Purpose Register 1 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA2
    addr: 0xb10
    size_bits: 32
    description: General Purpose Register 2 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA3
    addr: 0xb14
    size_bits: 32
    description: General Purpose Register 3 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA4
    addr: 0xb18
    size_bits: 32
    description: General Purpose Register 4 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA5
    addr: 0xb1c
    size_bits: 32
    description: General Purpose Register 5 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA6
    addr: 0xb20
    size_bits: 32
    description: General Purpose Register 6 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA7
    addr: 0xb24
    size_bits: 32
    description: General Purpose Register 7 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA8
    addr: 0xb28
    size_bits: 32
    description: General Purpose Register 8 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CASR
    addr: 0xb40
    size_bits: 32
    description: Status register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESIC_CAA
    addr: 0xb44
    size_bits: 32
    description: Accumulator register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA0
    addr: 0xb48
    size_bits: 32
    description: General Purpose Register 0 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA1
    addr: 0xb4c
    size_bits: 32
    description: General Purpose Register 1 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA2
    addr: 0xb50
    size_bits: 32
    description: General Purpose Register 2 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA3
    addr: 0xb54
    size_bits: 32
    description: General Purpose Register 3 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA4
    addr: 0xb58
    size_bits: 32
    description: General Purpose Register 4 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA5
    addr: 0xb5c
    size_bits: 32
    description: General Purpose Register 5 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA6
    addr: 0xb60
    size_bits: 32
    description: General Purpose Register 6 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA7
    addr: 0xb64
    size_bits: 32
    description: General Purpose Register 7 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA8
    addr: 0xb68
    size_bits: 32
    description: General Purpose Register 8 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
- !Module
  name: LMEM
  description: Local Memory Controller
  base_addr: 0xe0082000
  size: 0x824
  registers:
  - !Register
    name: PCCCR
    addr: 0x0
    size_bits: 32
    description: Cache control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENCACHE
      bit_offset: 0
      bit_width: 1
      description: Cache enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENWRBUF
      bit_offset: 1
      bit_width: 1
      description: Enable Write Buffer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCCR2
      bit_offset: 2
      bit_width: 1
      description: Forces all cacheable spaces to write through
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCCR3
      bit_offset: 3
      bit_width: 1
      description: Forces no allocation on cache misses (must also have PCCR2 asserted)
      read_allowed: true
      write_allowed: true
    - !Field
      name: INVW0
      bit_offset: 24
      bit_width: 1
      description: Invalidate Way 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUSHW0
      bit_offset: 25
      bit_width: 1
      description: Push Way 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVW1
      bit_offset: 26
      bit_width: 1
      description: Invalidate Way 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUSHW1
      bit_offset: 27
      bit_width: 1
      description: Push Way 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GO
      bit_offset: 31
      bit_width: 1
      description: Initiate Cache Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCCLCR
    addr: 0x4
    size_bits: 32
    description: Cache line control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LGO
      bit_offset: 0
      bit_width: 1
      description: Initiate Cache Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CACHEADDR
      bit_offset: 2
      bit_width: 10
      description: Cache address
      read_allowed: true
      write_allowed: true
    - !Field
      name: WSEL
      bit_offset: 14
      bit_width: 1
      description: Way select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDSEL
      bit_offset: 16
      bit_width: 1
      description: Tag/Data Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCIVB
      bit_offset: 20
      bit_width: 1
      description: Line Command Initial Valid Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCIMB
      bit_offset: 21
      bit_width: 1
      description: Line Command Initial Modified Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCWAY
      bit_offset: 22
      bit_width: 1
      description: Line Command Way
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCMD
      bit_offset: 24
      bit_width: 2
      description: Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LADSEL
      bit_offset: 26
      bit_width: 1
      description: Line Address Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LACC
      bit_offset: 27
      bit_width: 1
      description: Line access type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCCSAR
    addr: 0x8
    size_bits: 32
    description: Cache search address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LGO
      bit_offset: 0
      bit_width: 1
      description: Initiate Cache Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHYADDR
      bit_offset: 2
      bit_width: 30
      description: Physical Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: PCCCVR
    addr: 0xc
    size_bits: 32
    description: Cache read/write value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Cache read/write Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: PCCRMR
    addr: 0x20
    size_bits: 32
    description: Cache regions mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xaa0fa000
    fields:
    - !Field
      name: R15
      bit_offset: 0
      bit_width: 2
      description: Region 15 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R14
      bit_offset: 2
      bit_width: 2
      description: Region 14 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R13
      bit_offset: 4
      bit_width: 2
      description: Region 13 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R12
      bit_offset: 6
      bit_width: 2
      description: Region 12 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R11
      bit_offset: 8
      bit_width: 2
      description: Region 11 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R10
      bit_offset: 10
      bit_width: 2
      description: Region 10 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R9
      bit_offset: 12
      bit_width: 2
      description: Region 9 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R8
      bit_offset: 14
      bit_width: 2
      description: Region 8 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R7
      bit_offset: 16
      bit_width: 2
      description: Region 7 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R6
      bit_offset: 18
      bit_width: 2
      description: Region 6 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R5
      bit_offset: 20
      bit_width: 2
      description: Region 5 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R4
      bit_offset: 22
      bit_width: 2
      description: Region 4 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R3
      bit_offset: 24
      bit_width: 2
      description: Region 3 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R2
      bit_offset: 26
      bit_width: 2
      description: Region 2 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R1
      bit_offset: 28
      bit_width: 2
      description: Region 1 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R0
      bit_offset: 30
      bit_width: 2
      description: Region 0 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PSCCR
    addr: 0x800
    size_bits: 32
    description: Cache control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENCACHE
      bit_offset: 0
      bit_width: 1
      description: Cache enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENWRBUF
      bit_offset: 1
      bit_width: 1
      description: Enable Write Buffer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVW0
      bit_offset: 24
      bit_width: 1
      description: Invalidate Way 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUSHW0
      bit_offset: 25
      bit_width: 1
      description: Push Way 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INVW1
      bit_offset: 26
      bit_width: 1
      description: Invalidate Way 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PUSHW1
      bit_offset: 27
      bit_width: 1
      description: Push Way 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GO
      bit_offset: 31
      bit_width: 1
      description: Initiate Cache Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSCLCR
    addr: 0x804
    size_bits: 32
    description: Cache line control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LGO
      bit_offset: 0
      bit_width: 1
      description: Initiate Cache Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CACHEADDR
      bit_offset: 2
      bit_width: 10
      description: Cache address
      read_allowed: true
      write_allowed: true
    - !Field
      name: WSEL
      bit_offset: 14
      bit_width: 1
      description: Way select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDSEL
      bit_offset: 16
      bit_width: 1
      description: Tag/Data Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCIVB
      bit_offset: 20
      bit_width: 1
      description: Line Command Initial Valid Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCIMB
      bit_offset: 21
      bit_width: 1
      description: Line Command Initial Modified Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCWAY
      bit_offset: 22
      bit_width: 1
      description: Line Command Way
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCMD
      bit_offset: 24
      bit_width: 2
      description: Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LADSEL
      bit_offset: 26
      bit_width: 1
      description: Line Address Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LACC
      bit_offset: 27
      bit_width: 1
      description: Line access type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSCSAR
    addr: 0x808
    size_bits: 32
    description: Cache search address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LGO
      bit_offset: 0
      bit_width: 1
      description: Initiate Cache Line Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHYADDR
      bit_offset: 2
      bit_width: 30
      description: Physical Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSCCVR
    addr: 0x80c
    size_bits: 32
    description: Cache read/write value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Cache read/write Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSCRMR
    addr: 0x820
    size_bits: 32
    description: Cache regions mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xaa0fa000
    fields:
    - !Field
      name: R15
      bit_offset: 0
      bit_width: 2
      description: Region 15 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R14
      bit_offset: 2
      bit_width: 2
      description: Region 14 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R13
      bit_offset: 4
      bit_width: 2
      description: Region 13 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R12
      bit_offset: 6
      bit_width: 2
      description: Region 12 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R11
      bit_offset: 8
      bit_width: 2
      description: Region 11 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R10
      bit_offset: 10
      bit_width: 2
      description: Region 10 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R9
      bit_offset: 12
      bit_width: 2
      description: Region 9 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R8
      bit_offset: 14
      bit_width: 2
      description: Region 8 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R7
      bit_offset: 16
      bit_width: 2
      description: Region 7 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R6
      bit_offset: 18
      bit_width: 2
      description: Region 6 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R5
      bit_offset: 20
      bit_width: 2
      description: Region 5 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R4
      bit_offset: 22
      bit_width: 2
      description: Region 4 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R3
      bit_offset: 24
      bit_width: 2
      description: Region 3 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R2
      bit_offset: 26
      bit_width: 2
      description: Region 2 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R1
      bit_offset: 28
      bit_width: 2
      description: Region 1 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: R0
      bit_offset: 30
      bit_width: 2
      description: Region 0 mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
