<profile>

<section name = "Vitis HLS Report for 'xFInitUndistortRectifyMapInverseKernel'" level="0">
<item name = "Date">Tue Jun 24 19:15:17 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.972 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">45, 480044, 0.450 us, 4.800 ms, 45, 480044, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120">xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141">xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152">xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width, 31, 480030, 0.310 us, 4.800 ms, 31, 480030, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 77, 7772, 4919, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 43, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 35, 7, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16ns_16ns_32_1_1_U203">mul_16ns_16ns_32_1_1, 0, 1, 0, 6, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120">xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, 0, 0, 427, 64, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141">xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2, 0, 0, 169, 60, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152">xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width, 0, 76, 7176, 4789, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="mapxRMat_data_write">9, 2, 1, 2</column>
<column name="mapyRMat_data_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln163_reg_379">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFInitUndistortRectifyMapInverseKernel, return value</column>
<column name="cameraMatrix_address0">out, 4, ap_memory, cameraMatrix, array</column>
<column name="cameraMatrix_ce0">out, 1, ap_memory, cameraMatrix, array</column>
<column name="cameraMatrix_q0">in, 32, ap_memory, cameraMatrix, array</column>
<column name="distCoeffs_address0">out, 3, ap_memory, distCoeffs, array</column>
<column name="distCoeffs_ce0">out, 1, ap_memory, distCoeffs, array</column>
<column name="distCoeffs_q0">in, 32, ap_memory, distCoeffs, array</column>
<column name="ir_address0">out, 4, ap_memory, ir, array</column>
<column name="ir_ce0">out, 1, ap_memory, ir, array</column>
<column name="ir_q0">in, 32, ap_memory, ir, array</column>
<column name="mapxRMat_data_din">out, 32, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_num_data_valid">in, 2, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_fifo_cap">in, 2, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_full_n">in, 1, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_write">out, 1, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapyRMat_data_din">out, 32, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_num_data_valid">in, 2, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_fifo_cap">in, 2, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_full_n">in, 1, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_write">out, 1, ap_fifo, mapyRMat_data, pointer</column>
<column name="rows">in, 16, ap_none, rows, scalar</column>
<column name="cols">in, 16, ap_none, cols, scalar</column>
</table>
</item>
</section>
</profile>
