

================================================================
== Vivado HLS Report for 'aes_subBytes'
================================================================
* Date:           Wed Oct 31 14:44:17 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.11|        1.89|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  273|  273|  273|  273|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- sub     |  272|  272|        17|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    174|
|Register         |        -|      -|      79|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      79|    239|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |sbox_U  |aes_expandEncKey_bkb  |        1|  0|   0|   256|    8|     1|         2048|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|   256|    8|     1|         2048|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |i_5_fu_101_p2  |     +    |      0|  0|  15|           5|           2|
    |sum_fu_121_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_111_p2  |   icmp   |      0|  0|  11|           5|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  65|          42|          35|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  93|         19|    1|         19|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |   9|          2|    1|          2|
    |buf_r_blk_n_AR                      |   9|          2|    1|          2|
    |buf_r_blk_n_AW                      |   9|          2|    1|          2|
    |buf_r_blk_n_B                       |   9|          2|    1|          2|
    |buf_r_blk_n_R                       |   9|          2|    1|          2|
    |buf_r_blk_n_W                       |   9|          2|    1|          2|
    |i_reg_90                            |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 174|         37|   14|         45|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |   1|   0|    1|          0|
    |buf_addr_read_reg_156               |   8|   0|    8|          0|
    |buf_addr_reg_149                    |  32|   0|   32|          0|
    |i_5_reg_141                         |   5|   0|    5|          0|
    |i_reg_90                            |   5|   0|    5|          0|
    |sbox_load_reg_166                   |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  79|   0|   79|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | aes_subBytes | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | aes_subBytes | return value |
|ap_start              |  in |    1| ap_ctrl_hs | aes_subBytes | return value |
|ap_done               | out |    1| ap_ctrl_hs | aes_subBytes | return value |
|ap_idle               | out |    1| ap_ctrl_hs | aes_subBytes | return value |
|ap_ready              | out |    1| ap_ctrl_hs | aes_subBytes | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |     buf_r    |    pointer   |
|buf_offset            |  in |   32|   ap_none  |  buf_offset  |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_19 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str14, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: buf_offset_read (5)  [1/1] 0.00ns
:1  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

ST_1: StgValue_21 (6)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:182
:2  br label %1


 <State 2>: 4.33ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i5 [ -16, %0 ], [ %i_5, %2 ]

ST_2: i_5 (9)  [1/1] 1.78ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:182
:1  %i_5 = add i5 %i, -1

ST_2: i_5_cast (10)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:182
:2  %i_5_cast = sext i5 %i_5 to i8

ST_2: tmp (11)  [1/1] 1.36ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:182
:3  %tmp = icmp eq i5 %i, 0

ST_2: empty (12)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: StgValue_27 (13)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:182
:5  br i1 %tmp, label %3, label %2

ST_2: tmp_s (16)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:1  %tmp_s = zext i8 %i_5_cast to i32

ST_2: sum (17)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:2  %sum = add i32 %tmp_s, %buf_offset_read

ST_2: buf_addr (18)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:3  %buf_addr = getelementptr i8* %buf_r, i32 %sum

ST_2: StgValue_31 (29)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:191
:0  ret void


 <State 3>: 5.11ns
ST_3: buf_load_req (19)  [7/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 4>: 5.11ns
ST_4: buf_load_req (19)  [6/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 5>: 5.11ns
ST_5: buf_load_req (19)  [5/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 6>: 5.11ns
ST_6: buf_load_req (19)  [4/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 7>: 5.11ns
ST_7: buf_load_req (19)  [3/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 8>: 5.11ns
ST_8: buf_load_req (19)  [2/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 9>: 5.11ns
ST_9: buf_load_req (19)  [1/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:4  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 10>: 5.11ns
ST_10: buf_addr_read (20)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:5  %buf_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr)


 <State 11>: 3.25ns
ST_11: tmp_1 (21)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:6  %tmp_1 = zext i8 %buf_addr_read to i32

ST_11: sbox_addr (22)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:7  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_1

ST_11: sbox_load (23)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:8  %sbox_load = load i8* %sbox_addr, align 1


 <State 12>: 5.11ns
ST_12: sbox_load (23)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:8  %sbox_load = load i8* %sbox_addr, align 1

ST_12: buf_addr_req (24)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:9  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 13>: 5.11ns
ST_13: StgValue_45 (25)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:10  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr, i8 %sbox_load, i1 true)


 <State 14>: 5.11ns
ST_14: buf_addr_resp (26)  [5/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:11  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 15>: 5.11ns
ST_15: buf_addr_resp (26)  [4/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:11  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 16>: 5.11ns
ST_16: buf_addr_resp (26)  [3/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:11  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 17>: 5.11ns
ST_17: buf_addr_resp (26)  [2/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:11  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 18>: 5.11ns
ST_18: StgValue_50 (15)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:183
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_18: buf_addr_resp (26)  [1/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:189
:11  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_18: StgValue_52 (27)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:190
:12  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buf_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19     (specinterface    ) [ 0000000000000000000]
buf_offset_read (read             ) [ 0011111111111111111]
StgValue_21     (br               ) [ 0111111111111111111]
i               (phi              ) [ 0010000000000000000]
i_5             (add              ) [ 0111111111111111111]
i_5_cast        (sext             ) [ 0000000000000000000]
tmp             (icmp             ) [ 0011111111111111111]
empty           (speclooptripcount) [ 0000000000000000000]
StgValue_27     (br               ) [ 0000000000000000000]
tmp_s           (zext             ) [ 0000000000000000000]
sum             (add              ) [ 0000000000000000000]
buf_addr        (getelementptr    ) [ 0001111111111111111]
StgValue_31     (ret              ) [ 0000000000000000000]
buf_load_req    (readreq          ) [ 0000000000000000000]
buf_addr_read   (read             ) [ 0000000000010000000]
tmp_1           (zext             ) [ 0000000000000000000]
sbox_addr       (getelementptr    ) [ 0000000000001000000]
sbox_load       (load             ) [ 0000000000000100000]
buf_addr_req    (writereq         ) [ 0000000000000000000]
StgValue_45     (write            ) [ 0000000000000000000]
StgValue_50     (specloopname     ) [ 0000000000000000000]
buf_addr_resp   (writeresp        ) [ 0000000000000000000]
StgValue_52     (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="buf_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_writeresp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="1"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="buf_load_req/3 buf_addr_req/12 buf_addr_resp/14 "/>
</bind>
</comp>

<comp id="63" class="1004" name="buf_addr_read_read_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="8"/>
<pin id="66" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_addr_read/10 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_45_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="11"/>
<pin id="72" dir="0" index="2" bw="8" slack="1"/>
<pin id="73" dir="0" index="3" bw="1" slack="0"/>
<pin id="74" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/13 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sbox_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/11 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_5_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_5_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_5_cast/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sum_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buf_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="136" class="1005" name="buf_offset_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_offset_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_5_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="buf_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="buf_addr_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="sbox_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="sbox_load_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="94" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="94" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="139"><net_src comp="50" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="144"><net_src comp="101" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="159"><net_src comp="63" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="164"><net_src comp="78" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="169"><net_src comp="85" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="69" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {12 13 14 15 16 17 18 }
	Port: sbox | {}
 - Input state : 
	Port: aes_subBytes : buf_r | {3 4 5 6 7 8 9 10 }
	Port: aes_subBytes : buf_offset | {1 }
	Port: aes_subBytes : sbox | {11 12 }
  - Chain level:
	State 1
	State 2
		i_5 : 1
		i_5_cast : 2
		tmp : 1
		StgValue_27 : 2
		tmp_s : 3
		sum : 4
		buf_addr : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sbox_addr : 1
		sbox_load : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_5_fu_101         |    0    |    15   |
|          |         sum_fu_121         |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |         tmp_fu_111         |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | buf_offset_read_read_fu_50 |    0    |    0    |
|          |  buf_addr_read_read_fu_63  |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_56    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_45_write_fu_69  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |       i_5_cast_fu_107      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_s_fu_117        |    0    |    0    |
|          |        tmp_1_fu_132        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    65   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| buf_addr_read_reg_156 |    8   |
|    buf_addr_reg_149   |    8   |
|buf_offset_read_reg_136|   32   |
|      i_5_reg_141      |    5   |
|        i_reg_90       |    5   |
|   sbox_addr_reg_161   |    8   |
|   sbox_load_reg_166   |    8   |
+-----------------------+--------+
|         Total         |   74   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_56 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_85  |  p0  |   2  |   8  |   16   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   19   || 3.58375 ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   74   |   74   |
+-----------+--------+--------+--------+
