Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  3 16:07:17 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AlarmClock_control_sets_placed.rpt
| Design       : AlarmClock
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   344 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           19 |
| No           | No                    | Yes                    |              30 |           28 |
| No           | Yes                   | No                     |             237 |           69 |
| Yes          | No                    | No                     |              20 |           10 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              30 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------+------------------------------------+------------------+----------------+
|           Clock Signal           |            Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------------+------------------------------------+------------------+----------------+
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[1]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[2]_LDC_i_1_n_0       |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[2]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[0]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[0]_LDC_i_1_n_0       |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[1]_LDC_i_1_n_0       |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[3]_LDC_i_1_n_0       |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[5]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[4]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[4]_LDC_i_1_n_0       |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[3]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/cgn/clk1Hz                  |                                     | dck/sec/Q_reg[5]_LDC_i_1_n_0       |                1 |              1 |
|  cgn/clk1Hz                      |                                     | dck/min/alarmSecond_reg[3]         |                1 |              1 |
|  dck/min/Q_reg[0]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[0]_LDC_i_2_n_0       |                1 |              1 |
|  dck/min/Q_reg[1]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[1]_LDC_i_2_n_0       |                1 |              1 |
|  dck/min/Q_reg[3]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[3]_LDC_i_2_n_0       |                1 |              1 |
|  dck/min/Q_reg[2]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[2]_LDC_i_2_n_0       |                1 |              1 |
|  dck/min/Q_reg[5]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[5]_LDC_i_2_n_0       |                1 |              1 |
|  dck/min/alarmSecond_reg[3]      |                                     | atm/counter[5]_i_3_n_0             |                1 |              1 |
|  dck/min/Q_reg[4]_LDC_i_1__0_n_0 |                                     | dck/min/Q_reg[4]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Q_reg[2]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[2]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[0]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[1]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[1]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[0]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[4]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[3]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[3]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[2]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[5]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[4]_LDC_i_1__0_n_0    |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[2]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Clock                   |                                     | dck/min/Q_reg[5]_LDC_i_2_n_0       |                1 |              1 |
|  dck/sec/Q_reg[0]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[0]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/sec/Q_reg[1]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[1]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/sec/Q_reg[3]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[3]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/sec/Q_reg[4]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[4]_LDC_i_2__0_n_0    |                1 |              1 |
|  dck/sec/Q_reg[5]_LDC_i_1_n_0    |                                     | dck/sec/Q_reg[5]_LDC_i_2__0_n_0    |                1 |              1 |
|  db1/alarmEnableDB               |                                     |                                    |                1 |              1 |
|  cgn/clk1Hz                      |                                     | atm/counter[5]_i_3_n_0             |                1 |              1 |
|  dck/cgn/CLK                     |                                     | BTNR_IBUF                          |                1 |              2 |
|  cgn/CLK                         |                                     | BTNR_IBUF                          |                1 |              2 |
|  cgn/CLK                         |                                     |                                    |                1 |              3 |
|  cgn/clk1Hz                      | atm/E[0]                            | atm/counter[5]_i_3_n_0             |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG             | db1/FSM_onehot_state_reg[7]_i_1_n_0 |                                    |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG             | sgn/sp2/number[9]_i_1_n_0           | atm/SS[0]                          |                7 |             10 |
|  CLK100MHZ_IBUF_BUFG             | sgn/sp3/number[9]_i_1__0_n_0        | atm/SS[0]                          |                7 |             10 |
|  CLK100MHZ_IBUF_BUFG             | sgn/sp1/number[9]_i_2_n_0           | atm/SS[0]                          |                8 |             10 |
|  CLK100MHZ_IBUF_BUFG             | BTND_IBUF                           |                                    |                8 |             12 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_2            |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG             |                                     | db1/counter[20]_i_1_n_0            |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_0            |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_4            |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG             |                                     | dck/cgn/counter400Hz[0]_i_1__0_n_0 |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG             |                                     | cgn/counter400Hz[0]_i_1_n_0        |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_5            |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_1            |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG             |                                     | atm/soundEnable_reg_P_3            |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG             |                                     |                                    |               17 |             33 |
+----------------------------------+-------------------------------------+------------------------------------+------------------+----------------+


