--- drivers/gpu/msm/adreno_a3xx.c	2013-01-04 04:01:36.000000000 -0800
+++ drivers/gpu/msm/adreno_a3xx.c	2013-03-19 04:01:00.000000000 -0700
@@ -2469,7 +2237,7 @@
 {
 	struct kgsl_device *device = &adreno_dev->dev;
 
-	/* Set up 16 deep read/write request queues */
+	
 
 	adreno_regwrite(device, A3XX_VBIF_IN_RD_LIM_CONF0, 0x10101010);
 	adreno_regwrite(device, A3XX_VBIF_IN_RD_LIM_CONF1, 0x10101010);
@@ -2479,52 +2247,47 @@
 	adreno_regwrite(device, A3XX_VBIF_IN_WR_LIM_CONF0, 0x10101010);
 	adreno_regwrite(device, A3XX_VBIF_IN_WR_LIM_CONF1, 0x10101010);
 
-	/* Enable WR-REQ */
+	
 	adreno_regwrite(device, A3XX_VBIF_GATE_OFF_WRREQ_EN, 0x000000FF);
 
-	/* Set up round robin arbitration between both AXI ports */
+	
 	adreno_regwrite(device, A3XX_VBIF_ARB_CTL, 0x00000030);
 
-	/* Set up AOOO */
+	
 	adreno_regwrite(device, A3XX_VBIF_OUT_AXI_AOOO_EN, 0x0000003C);
 	adreno_regwrite(device, A3XX_VBIF_OUT_AXI_AOOO, 0x003C003C);
 
 	if (cpu_is_apq8064()) {
-		/* Enable 1K sort */
+		
 		adreno_regwrite(device, A3XX_VBIF_ABIT_SORT, 0x000000FF);
 		adreno_regwrite(device, A3XX_VBIF_ABIT_SORT_CONF, 0x000000A4);
 	}
-	/* Make all blocks contribute to the GPU BUSY perf counter */
+	
 	adreno_regwrite(device, A3XX_RBBM_GPU_BUSY_MASKED, 0xFFFFFFFF);
 
-	/* Tune the hystersis counters for SP and CP idle detection */
+	
 	adreno_regwrite(device, A3XX_RBBM_SP_HYST_CNT, 0x10);
 	adreno_regwrite(device, A3XX_RBBM_WAIT_IDLE_CLOCKS_CTL, 0x10);
 
-	/* Enable the RBBM error reporting bits.  This lets us get
-	   useful information on failure */
 
 	adreno_regwrite(device, A3XX_RBBM_AHB_CTL0, 0x00000001);
 
-	/* Enable AHB error reporting */
+	
 	adreno_regwrite(device, A3XX_RBBM_AHB_CTL1, 0xA6FFFFFF);
 
-	/* Turn on the power counters */
+	
 	adreno_regwrite(device, A3XX_RBBM_RBBM_CTL, 0x00030000);
 
-	/* Turn on hang detection - this spews a lot of useful information
-	 * into the RBBM registers on a hang */
 
 	adreno_regwrite(device, A3XX_RBBM_INTERFACE_HANG_INT_CTL,
 			(1 << 16) | 0xFFF);
 
-	/* Enable Clock gating */
+	
 	adreno_regwrite(device, A3XX_RBBM_CLOCK_CTL,
 			A3XX_RBBM_CLOCK_CTL_DEFAULT);
 
 }
 
-/* Defined in adreno_a3xx_snapshot.c */
 void *a3xx_snapshot(struct adreno_device *adreno_dev, void *snapshot,
 	int *remain, int hang);
 
