/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  reg [7:0] _03_;
  wire [11:0] _04_;
  reg [5:0] _05_;
  reg [3:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_36z;
  wire [12:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [11:0] celloutsig_0_48z;
  wire [16:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z[3] & in_data[131]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_0_19z = ~(_01_ | celloutsig_0_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_16z[0] | celloutsig_0_16z[2]);
  assign celloutsig_0_25z = ~((celloutsig_0_0z | celloutsig_0_14z) & (celloutsig_0_22z | celloutsig_0_2z[1]));
  assign celloutsig_1_16z = celloutsig_1_10z | ~(celloutsig_1_4z[3]);
  reg [10:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 11'h000;
    else _13_ <= in_data[153:143];
  assign { _02_[10:9], _00_, _02_[7:0] } = _13_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= { in_data[16:13], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  reg [11:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 12'h000;
    else _15_ <= { in_data[43:41], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _04_[11:7], _01_, _04_[5:0] } = _15_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 6'h00;
    else _05_ <= { _03_[5:1], celloutsig_0_8z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_2z[2:0], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[158:152] / { 1'h1, _02_[6:1] };
  assign celloutsig_0_11z = in_data[47:32] / { 1'h1, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, _03_, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[75:71] >= in_data[33:29];
  assign celloutsig_0_5z = { in_data[37:34], celloutsig_0_1z } >= { in_data[66:63], celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[5:0], celloutsig_1_5z } >= { _00_, _02_[7:2] };
  assign celloutsig_0_17z = celloutsig_0_15z >= { _03_[4:0], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_22z = { _04_[5], celloutsig_0_2z } >= celloutsig_0_15z[5:1];
  assign celloutsig_1_10z = ! celloutsig_1_7z[4:1];
  assign celloutsig_0_14z = _05_[5] & ~(celloutsig_0_6z);
  assign celloutsig_0_49z = { celloutsig_0_40z[4:0], celloutsig_0_13z, _06_, celloutsig_0_15z } % { 1'h1, celloutsig_0_30z[3:0], celloutsig_0_21z, _05_, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_8z[3], celloutsig_1_12z, celloutsig_1_4z } % { 1'h1, celloutsig_1_11z[7:6], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_15z[6:1] % { 1'h1, celloutsig_0_3z[10:6] };
  assign celloutsig_0_2z = in_data[64:61] % { 1'h1, in_data[12:10] };
  assign celloutsig_0_29z = celloutsig_0_3z[10:7] % { 1'h1, celloutsig_0_3z[10:8] };
  assign celloutsig_1_8z = in_data[161:155] * { celloutsig_1_6z[3:2], celloutsig_1_7z };
  assign celloutsig_0_4z = { in_data[53:48], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } != { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_40z = ~ { celloutsig_0_2z[2:1], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_1_1z = ~ in_data[141:130];
  assign celloutsig_1_11z = ~ { celloutsig_1_1z[5], _02_[10:9], _00_, _02_[7:0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_16z = ~ { celloutsig_0_3z[8], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_21z = ~ celloutsig_0_18z[4:0];
  assign celloutsig_0_30z = ~ { celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_47z = ~^ celloutsig_0_21z[4:2];
  assign celloutsig_0_8z = ~^ { _03_[7:2], celloutsig_0_6z };
  assign celloutsig_0_10z = ~^ { _04_[11:7], _01_, _04_[5:1] };
  assign celloutsig_0_1z = ~^ in_data[19:15];
  assign celloutsig_0_28z = ~^ { celloutsig_0_11z[14:6], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_48z = { celloutsig_0_17z, celloutsig_0_45z, celloutsig_0_47z, celloutsig_0_26z, celloutsig_0_47z, celloutsig_0_17z, _06_ } << { celloutsig_0_36z[9:5], celloutsig_0_36z[8:5], celloutsig_0_36z[0], celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_1_6z = _02_[5:0] << celloutsig_1_4z[5:0];
  assign celloutsig_0_15z = { celloutsig_0_2z[3:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_4z } << { celloutsig_0_3z[12:8], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_45z = _03_[3:1] >> celloutsig_0_11z[7:5];
  assign celloutsig_1_7z = celloutsig_1_1z[8:4] >> { celloutsig_1_6z[3:0], celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[30:20], celloutsig_0_0z, celloutsig_0_1z } >> { in_data[30:19], celloutsig_0_1z };
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_6z[2]) | (celloutsig_1_8z[0] & celloutsig_1_6z[5]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z[12] & celloutsig_0_3z[3]) | (celloutsig_0_5z & celloutsig_0_0z));
  assign { celloutsig_0_36z[8:5], celloutsig_0_36z[0], celloutsig_0_36z[9] } = ~ { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_10z };
  assign _02_[8] = _00_;
  assign _04_[6] = _01_;
  assign celloutsig_0_36z[4:1] = celloutsig_0_36z[8:5];
  assign { out_data[128], out_data[104:96], out_data[43:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
