Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug 14 14:41:31 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.577        0.000                      0                  742        0.150        0.000                      0                  742        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.577        0.000                      0                  742        0.150        0.000                      0                  742        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.406ns (44.311%)  route 3.024ns (55.689%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.619     5.140    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/Q
                         net (fo=2, routed)           0.810     6.406    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.530 f  cook_timer_instance/nolabel_line278/sec[6]_i_9/O
                         net (fo=1, routed)           0.789     7.319    cook_timer_instance/nolabel_line278/sec[6]_i_9_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.443 f  cook_timer_instance/nolabel_line278/sec[6]_i_6/O
                         net (fo=2, routed)           0.571     8.014    cook_timer_instance/nolabel_line278/sec[6]_i_6_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.138 f  cook_timer_instance/nolabel_line278/sec[6]_i_3/O
                         net (fo=29, routed)          0.854     8.992    cook_timer_instance/nolabel_line278/sec[6]_i_3_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.116 r  cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.116    cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.780 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.780    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.894    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.008    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.236    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.570 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.570    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0_n_6
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507    14.848    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)        0.062    15.147    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.435ns (44.970%)  route 2.980ns (55.030%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.611     5.132    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518     5.650 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.506    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X61Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.630 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.265    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.389 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.639     8.028    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.152 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.849     9.002    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.126 r  watch_instance/watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.126    watch_instance/watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.639 r  watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.547 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.547    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.501    14.842    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y83         FDCE (Setup_fdce_C_D)        0.109    15.188    watch_instance/watch_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.311ns (43.319%)  route 3.024ns (56.681%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.619     5.140    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/Q
                         net (fo=2, routed)           0.810     6.406    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.530 f  cook_timer_instance/nolabel_line278/sec[6]_i_9/O
                         net (fo=1, routed)           0.789     7.319    cook_timer_instance/nolabel_line278/sec[6]_i_9_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.443 f  cook_timer_instance/nolabel_line278/sec[6]_i_6/O
                         net (fo=2, routed)           0.571     8.014    cook_timer_instance/nolabel_line278/sec[6]_i_6_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.138 f  cook_timer_instance/nolabel_line278/sec[6]_i_3/O
                         net (fo=29, routed)          0.854     8.992    cook_timer_instance/nolabel_line278/sec[6]_i_3_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.116 r  cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.116    cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.780 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.780    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.894    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.008    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.236    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.475 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.475    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0_n_5
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507    14.848    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)        0.062    15.147    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.295ns (43.149%)  route 3.024ns (56.851%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.619     5.140    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/Q
                         net (fo=2, routed)           0.810     6.406    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.530 f  cook_timer_instance/nolabel_line278/sec[6]_i_9/O
                         net (fo=1, routed)           0.789     7.319    cook_timer_instance/nolabel_line278/sec[6]_i_9_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.443 f  cook_timer_instance/nolabel_line278/sec[6]_i_6/O
                         net (fo=2, routed)           0.571     8.014    cook_timer_instance/nolabel_line278/sec[6]_i_6_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.138 f  cook_timer_instance/nolabel_line278/sec[6]_i_3/O
                         net (fo=29, routed)          0.854     8.992    cook_timer_instance/nolabel_line278/sec[6]_i_3_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.116 r  cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.116    cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.780 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.780    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.894    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.008    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.236    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.459 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.459    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]_i_1__0_n_7
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507    14.848    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y90         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)        0.062    15.147    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.292ns (43.116%)  route 3.024ns (56.884%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.619     5.140    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/Q
                         net (fo=2, routed)           0.810     6.406    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.530 f  cook_timer_instance/nolabel_line278/sec[6]_i_9/O
                         net (fo=1, routed)           0.789     7.319    cook_timer_instance/nolabel_line278/sec[6]_i_9_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.443 f  cook_timer_instance/nolabel_line278/sec[6]_i_6/O
                         net (fo=2, routed)           0.571     8.014    cook_timer_instance/nolabel_line278/sec[6]_i_6_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.138 f  cook_timer_instance/nolabel_line278/sec[6]_i_3/O
                         net (fo=29, routed)          0.854     8.992    cook_timer_instance/nolabel_line278/sec[6]_i_3_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.116 r  cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.116    cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.780 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.780    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.894    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.008    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.456 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.456    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0_n_6
    SLICE_X63Y89         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507    14.848    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.062    15.147    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 2.271ns (42.891%)  route 3.024ns (57.109%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.619     5.140    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]/Q
                         net (fo=2, routed)           0.810     6.406    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[2]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.530 f  cook_timer_instance/nolabel_line278/sec[6]_i_9/O
                         net (fo=1, routed)           0.789     7.319    cook_timer_instance/nolabel_line278/sec[6]_i_9_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.443 f  cook_timer_instance/nolabel_line278/sec[6]_i_6/O
                         net (fo=2, routed)           0.571     8.014    cook_timer_instance/nolabel_line278/sec[6]_i_6_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.138 f  cook_timer_instance/nolabel_line278/sec[6]_i_3/O
                         net (fo=29, routed)          0.854     8.992    cook_timer_instance/nolabel_line278/sec[6]_i_3_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.116 r  cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.116    cook_timer_instance/nolabel_line278/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.780 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.780    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.894    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.008    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.435 r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.435    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[20]_i_1__0_n_4
    SLICE_X63Y89         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507    14.848    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  cook_timer_instance/nolabel_line278/cnt_sysclk_reg[23]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.062    15.147    cook_timer_instance/nolabel_line278/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.351ns (44.103%)  route 2.980ns (55.897%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.611     5.132    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518     5.650 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.506    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X61Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.630 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.265    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.389 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.639     8.028    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.152 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.849     9.002    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.126 r  watch_instance/watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.126    watch_instance/watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.639 r  watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.463 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.463    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.501    14.842    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y83         FDCE (Setup_fdce_C_D)        0.109    15.188    watch_instance/watch_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 stop_watch_instance/stop_watch_instance/lap_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.315ns (25.144%)  route 3.915ns (74.856%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.607     5.128    stop_watch_instance/stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y76         FDCE                                         r  stop_watch_instance/stop_watch_instance/lap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDCE (Prop_fdce_C_Q)         0.419     5.547 r  stop_watch_instance/stop_watch_instance/lap_reg/Q
                         net (fo=23, routed)          1.731     7.277    stop_watch_instance/stop_watch_instance/led_stop[1]
    SLICE_X64Y75         LUT3 (Prop_lut3_I1_O)        0.320     7.597 r  stop_watch_instance/stop_watch_instance/digit_value[3]_i_19/O
                         net (fo=4, routed)           0.899     8.496    stop_watch_instance/stop_watch_instance/digit_value[3]_i_19_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.328     8.824 r  stop_watch_instance/stop_watch_instance/digit_value[0]_i_2__1/O
                         net (fo=3, routed)           0.625     9.449    stop_watch_instance/stop_watch_instance/digit_value[0]_i_2__1_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.573 r  stop_watch_instance/stop_watch_instance/digit_value[1]_i_7/O
                         net (fo=1, routed)           0.661    10.234    stop_watch_instance/stop_watch_instance/digit_value[1]_i_7_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  stop_watch_instance/stop_watch_instance/digit_value[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.358    stop_watch_instance/fnd/digit_value[1]
    SLICE_X62Y76         FDCE                                         r  stop_watch_instance/fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.494    14.835    stop_watch_instance/fnd/clk_IBUF_BUFG
    SLICE_X62Y76         FDCE                                         r  stop_watch_instance/fnd/digit_value_reg[1]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X62Y76         FDCE (Setup_fdce_C_D)        0.029    15.087    stop_watch_instance/fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.331ns (43.893%)  route 2.980ns (56.107%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.611     5.132    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518     5.650 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.506    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X61Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.630 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.265    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.389 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.639     8.028    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.152 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.849     9.002    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.126 r  watch_instance/watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.126    watch_instance/watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.639 r  watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.443 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.443    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.501    14.842    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y83         FDCE (Setup_fdce_C_D)        0.109    15.188    watch_instance/watch_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.318ns (43.755%)  route 2.980ns (56.245%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.611     5.132    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518     5.650 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.506    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X61Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.630 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.265    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.389 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.639     8.028    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.152 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.849     9.002    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.126 r  watch_instance/watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.126    watch_instance/watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.639 r  watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    watch_instance/watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.430 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.430    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X60Y82         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.500    14.841    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y82         FDCE (Setup_fdce_C_D)        0.109    15.187    watch_instance/watch_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cook_timer_instance/nolabel_line278/set_min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/nolabel_line278/min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.588     1.471    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cook_timer_instance/nolabel_line278/set_min_reg[3]/Q
                         net (fo=1, routed)           0.100     1.712    cook_timer_instance/nolabel_line278/set_min[3]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  cook_timer_instance/nolabel_line278/min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    cook_timer_instance/nolabel_line278/p_0_in__0[3]
    SLICE_X60Y86         FDCE                                         r  cook_timer_instance/nolabel_line278/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.856     1.984    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  cook_timer_instance/nolabel_line278/min_reg[3]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.121     1.607    cook_timer_instance/nolabel_line278/min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 watch_instance/inc_min_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/inc_min_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.584     1.467    watch_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  watch_instance/inc_min_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  watch_instance/inc_min_btn/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.115     1.723    watch_instance/inc_min_btn/btn_ed/p_0_in[1]
    SLICE_X61Y80         FDCE                                         r  watch_instance/inc_min_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.851     1.979    watch_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X61Y80         FDCE                                         r  watch_instance/inc_min_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y80         FDCE (Hold_fdce_C_D)         0.070     1.551    watch_instance/inc_min_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 watch_instance/mode_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/mode_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.560     1.443    watch_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  watch_instance/mode_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  watch_instance/mode_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.132     1.716    watch_instance/mode_btn/btn_ed/btn_out
    SLICE_X51Y86         FDCE                                         r  watch_instance/mode_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     1.957    watch_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  watch_instance/mode_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.075     1.533    watch_instance/mode_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    cook_timer_instance/inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.135     1.723    cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg_0
    SLICE_X57Y89         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    cook_timer_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.070     1.533    cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 watch_instance/watch_instance/min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.108%)  route 0.118ns (38.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  watch_instance/watch_instance/min_reg[5]/Q
                         net (fo=11, routed)          0.118     1.728    watch_instance/watch_instance/min[5]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  watch_instance/watch_instance/min[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    watch_instance/watch_instance/min[2]_i_1__0_n_0
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     1.981    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.092     1.573    watch_instance/watch_instance/min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 watch_instance/watch_instance/min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.512%)  route 0.121ns (39.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  watch_instance/watch_instance/min_reg[5]/Q
                         net (fo=11, routed)          0.121     1.731    watch_instance/watch_instance/min[5]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  watch_instance/watch_instance/min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    watch_instance/watch_instance/min[4]_i_1_n_0
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     1.981    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.092     1.573    watch_instance/watch_instance/min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 watch_instance/watch_instance/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.469    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  watch_instance/watch_instance/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  watch_instance/watch_instance/sec_reg[0]/Q
                         net (fo=8, routed)           0.121     1.731    watch_instance/watch_instance/sec_reg_n_0_[0]
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  watch_instance/watch_instance/sec[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.776    watch_instance/watch_instance/sec[5]_i_2__1_n_0
    SLICE_X62Y81         FDCE                                         r  watch_instance/watch_instance/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.854     1.982    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  watch_instance/watch_instance/sec_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.091     1.573    watch_instance/watch_instance/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 watch_instance/mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/set_watch_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.560     1.443    watch_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  watch_instance/mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  watch_instance/mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.069     1.640    watch_instance/mode_btn/btn_ed/p_0_in[1]
    SLICE_X51Y86         LUT3 (Prop_lut3_I1_O)        0.099     1.739 r  watch_instance/mode_btn/btn_ed/set_watch_inv_i_1/O
                         net (fo=1, routed)           0.000     1.739    watch_instance/watch_instance/set_watch_reg_inv_1
    SLICE_X51Y86         FDPE                                         r  watch_instance/watch_instance/set_watch_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     1.957    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  watch_instance/watch_instance/set_watch_reg_inv/C
                         clock pessimism             -0.514     1.443    
    SLICE_X51Y86         FDPE (Hold_fdpe_C_D)         0.091     1.534    watch_instance/watch_instance/set_watch_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 watch_instance/watch_instance/min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.820%)  route 0.125ns (40.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  watch_instance/watch_instance/min_reg[2]/Q
                         net (fo=10, routed)          0.125     1.734    watch_instance/watch_instance/min[2]
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  watch_instance/watch_instance/min[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.779    watch_instance/watch_instance/min[5]_i_2__0_n_0
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     1.981    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.092     1.573    watch_instance/watch_instance/min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 watch_instance/watch_instance/min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.628%)  route 0.126ns (40.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  watch_instance/watch_instance/min_reg[2]/Q
                         net (fo=10, routed)          0.126     1.735    watch_instance/watch_instance/min[2]
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  watch_instance/watch_instance/min[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    watch_instance/watch_instance/min[3]_i_1__0_n_0
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     1.981    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  watch_instance/watch_instance/min_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.091     1.572    watch_instance/watch_instance/min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   com_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   com_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   com_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   com_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y77   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y76   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y61   mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y61   mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76   seg_7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   com_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   com_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y77   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 3.961ns (44.638%)  route 4.912ns (55.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.542     5.063    clk_IBUF_BUFG
    SLICE_X57Y77         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  led_reg[0]/Q
                         net (fo=1, routed)           4.912    10.431    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.936 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.936    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 3.986ns (49.203%)  route 4.115ns (50.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X57Y76         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  led_reg[1]/Q
                         net (fo=1, routed)           4.115     9.633    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.162 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.162    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 3.954ns (49.876%)  route 3.973ns (50.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDCE                                         r  seg_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  seg_7_reg[7]/Q
                         net (fo=1, routed)           3.973     9.559    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.057 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.057    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 3.987ns (50.850%)  route 3.854ns (49.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  seg_7_reg[6]/Q
                         net (fo=1, routed)           3.854     9.439    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.970 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.970    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 3.960ns (51.172%)  route 3.779ns (48.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  seg_7_reg[5]/Q
                         net (fo=1, routed)           3.779     9.364    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.868 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.868    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 3.976ns (51.417%)  route 3.757ns (48.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.609     5.130    clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  seg_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  seg_7_reg[4]/Q
                         net (fo=1, routed)           3.757     9.343    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.863 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.863    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 4.029ns (52.991%)  route 3.574ns (47.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  seg_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.518     5.647 r  seg_7_reg[0]/Q
                         net (fo=1, routed)           3.574     9.221    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.731 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.731    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.028ns (53.223%)  route 3.540ns (46.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.518     5.647 r  com_reg[3]/Q
                         net (fo=1, routed)           3.540     9.187    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.698 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.698    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 3.985ns (52.814%)  route 3.560ns (47.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  seg_7_reg[1]/Q
                         net (fo=1, routed)           3.560     9.145    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.674 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.674    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.991ns (53.789%)  route 3.429ns (46.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  seg_7_reg[2]/Q
                         net (fo=1, routed)           3.429     9.014    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.549 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.549    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cook_timer_instance/nolabel_line278/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.347ns (74.010%)  route 0.473ns (25.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.590     1.473    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  cook_timer_instance/nolabel_line278/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  cook_timer_instance/nolabel_line278/alarm_reg/Q
                         net (fo=3, routed)           0.473     2.087    alarm_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.293 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.293    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.380ns (73.228%)  route 0.505ns (26.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  mode_reg[0]/Q
                         net (fo=17, routed)          0.505     2.114    mode_led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.330 r  mode_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.330    mode_led[14]
    P1                                                                r  mode_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.377ns (59.356%)  route 0.943ns (40.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  seg_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seg_7_reg[3]/Q
                         net (fo=1, routed)           0.943     2.550    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.787 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.787    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.368ns (57.893%)  route 0.995ns (42.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  com_reg[0]/Q
                         net (fo=1, routed)           0.995     2.625    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.829 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.364ns (56.346%)  route 1.057ns (43.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  com_reg[1]/Q
                         net (fo=1, routed)           1.057     2.685    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.886 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.886    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.388ns (56.727%)  route 1.059ns (43.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  com_reg[2]/Q
                         net (fo=1, routed)           1.059     2.689    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.913 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.913    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.377ns (55.306%)  route 1.113ns (44.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  seg_7_reg[2]/Q
                         net (fo=1, routed)           1.113     2.718    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.954 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.954    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.423ns (56.636%)  route 1.090ns (43.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  mode_reg[1]/Q
                         net (fo=17, routed)          1.090     2.683    mode_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.958 r  mode_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.958    mode_led[15]
    L1                                                                r  mode_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.375ns (54.714%)  route 1.138ns (45.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  com_reg[3]/Q
                         net (fo=1, routed)           1.138     2.767    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.978 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.978    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.371ns (54.096%)  route 1.163ns (45.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  seg_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  seg_7_reg[1]/Q
                         net (fo=1, routed)           1.163     2.769    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.999 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.999    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.797ns  (logic 1.593ns (14.757%)  route 9.204ns (85.243%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.823    10.797    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X65Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.649ns  (logic 1.593ns (14.962%)  route 9.056ns (85.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.674    10.649    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X61Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.503     4.844    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_min_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.649ns  (logic 1.593ns (14.962%)  route 9.056ns (85.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.674    10.649    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X61Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.503     4.844    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 1.593ns (14.993%)  route 9.034ns (85.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653    10.627    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 1.593ns (14.993%)  route 9.034ns (85.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653    10.627    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 1.593ns (14.993%)  route 9.034ns (85.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653    10.627    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 1.593ns (14.993%)  route 9.034ns (85.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653    10.627    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 1.593ns (14.993%)  route 9.034ns (85.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653    10.627    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.544ns  (logic 1.593ns (15.111%)  route 8.950ns (84.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.569    10.544    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X62Y87         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.505     4.846    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  cook_timer_instance/nolabel_line278/set_sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/nolabel_line278/set_min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.496ns  (logic 1.593ns (15.180%)  route 8.903ns (84.820%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         8.381     9.823    cook_timer_instance/nolabel_line278/reset_p_IBUF
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.975 r  cook_timer_instance/nolabel_line278/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.521    10.496    cook_timer_instance/nolabel_line278/set_sec_0
    SLICE_X61Y87         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504     4.845    cook_timer_instance/nolabel_line278/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  cook_timer_instance/nolabel_line278/set_min_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.274ns (13.564%)  route 1.748ns (86.436%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.748     1.978    sw_IBUF[1]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.045     2.023 r  mode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    mode[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.277ns (13.692%)  route 1.748ns (86.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.748     1.978    sw_IBUF[1]
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.048     2.026 r  mode[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    mode[1]_i_1_n_0
    SLICE_X54Y61         FDCE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.067ns  (logic 0.210ns (10.137%)  route 1.857ns (89.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.857     2.067    reset_p_IBUF
    SLICE_X54Y61         FDCE                                         f  mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.067ns  (logic 0.210ns (10.137%)  route 1.857ns (89.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.857     2.067    reset_p_IBUF
    SLICE_X54Y61         FDCE                                         f  mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.222ns (10.162%)  route 1.961ns (89.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.961     2.183    cook_timer_instance/mode_btn/btn_0/btn_IBUF[0]
    SLICE_X51Y85         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     1.957    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.219ns (9.807%)  route 2.017ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.017     2.236    cook_timer_instance/inc_min_btn/btn_0/btn_IBUF[0]
    SLICE_X54Y80         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.824     1.952    cook_timer_instance/inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.219ns (9.779%)  route 2.024ns (90.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.024     2.243    cook_timer_instance/inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X55Y83         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.827     1.955    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.210ns (8.700%)  route 2.199ns (91.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.199     2.408    stop_watch_instance/stop_watch_instance/reset_p_IBUF
    SLICE_X54Y76         FDCE                                         f  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.819     1.947    stop_watch_instance/stop_watch_instance/clk_IBUF_BUFG
    SLICE_X54Y76         FDCE                                         r  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.210ns (8.700%)  route 2.199ns (91.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.199     2.408    stop_watch_instance/stop_watch_instance/reset_p_IBUF
    SLICE_X54Y76         FDCE                                         f  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.819     1.947    stop_watch_instance/stop_watch_instance/clk_IBUF_BUFG
    SLICE_X54Y76         FDCE                                         r  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.210ns (8.700%)  route 2.199ns (91.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.199     2.408    stop_watch_instance/stop_watch_instance/reset_p_IBUF
    SLICE_X54Y76         FDCE                                         f  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.819     1.947    stop_watch_instance/stop_watch_instance/clk_IBUF_BUFG
    SLICE_X54Y76         FDCE                                         r  stop_watch_instance/stop_watch_instance/cnt_sysclk_reg[2]/C





