{"Source Block": ["serv/rtl/serv_mpram.v@153:163@HdlStmAssign", "\t\t       i_trap ? CSR_MTVEC : i_csr_addr;\n   assign raddr[2:0] = rcnt_hi;\n\n   assign o_rs1 = rdata0[0];\n   assign o_rs2 = rdata1[0];\n   assign o_csr = rdata2[0] & i_csr_en;\n   assign o_csr_pc = rdata2[0];\n\n   reg [3:0]  memory [0:511];\n\n   always @(posedge i_clk) begin\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@154:164", "   assign raddr[2:0] = rcnt_hi;\n\n   assign o_rs1 = rdata0[0];\n   assign o_rs2 = rdata1[0];\n   assign o_csr = rdata2[0] & i_csr_en;\n   assign o_csr_pc = rdata2[0];\n\n   reg [3:0]  memory [0:511];\n\n   always @(posedge i_clk) begin\n      if (wen)\n"], ["serv/rtl/serv_mpram.v@152:162", "\t\t       rcnt_lo[1] ? i_rs2_raddr[1:0] :\n\t\t       i_trap ? CSR_MTVEC : i_csr_addr;\n   assign raddr[2:0] = rcnt_hi;\n\n   assign o_rs1 = rdata0[0];\n   assign o_rs2 = rdata1[0];\n   assign o_csr = rdata2[0] & i_csr_en;\n   assign o_csr_pc = rdata2[0];\n\n   reg [3:0]  memory [0:511];\n\n"], ["serv/rtl/serv_mpram.v@156:166", "   assign o_rs1 = rdata0[0];\n   assign o_rs2 = rdata1[0];\n   assign o_csr = rdata2[0] & i_csr_en;\n   assign o_csr_pc = rdata2[0];\n\n   reg [3:0]  memory [0:511];\n\n   always @(posedge i_clk) begin\n      if (wen)\n`ifdef RISCV_FORMAL\n\tif (!i_rst)\n"]], "Diff Content": {"Delete": [[158, "   assign o_csr = rdata2[0] & i_csr_en;\n"]], "Add": []}}