<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DIO Test Project: LIB/atmega32.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DIO Test Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c49787b21523dfcd643eafa322448430.html">LIB</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">atmega32.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="atmega32_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * atmega32.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Created on: Jan 5, 2022</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *      Author: Binary Beasts</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef ATMEGA32_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define ATMEGA32_H_</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a1fcfd265dc7914a004addce6e43939b6">   11</a></span>&#160;<span class="preprocessor">#define SREG_REG        (*((volatile uint8_t*) (0x5F)))</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a2a20ffb9fead9beceb5dadb59bc0922a">   12</a></span>&#160;<span class="preprocessor">#define SPH_REG         (*((volatile uint8_t*) (0x5E)))</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ae2095754f0f458101e7999487e31c391">   13</a></span>&#160;<span class="preprocessor">#define SPL_REG         (*((volatile uint8_t*) (0x5D)))</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ab9480ebd5fbeb445ed5478c0201c989d">   14</a></span>&#160;<span class="preprocessor">#define OCR0_REG        (*((volatile uint8_t*) (0x5C)))</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a30f9b7acd1ad9849773a11de37df39ed">   15</a></span>&#160;<span class="preprocessor">#define GICR_REG        (*((volatile uint8_t*) (0x5B)))</span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a158894a7af4bd8bd50fb122edc05116d">   16</a></span>&#160;<span class="preprocessor">#define GIFR_REG        (*((volatile uint8_t*) (0x5A)))</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="atmega32_8h.html#adda03ffdb5c4c07b8f4127cc303fc846">   17</a></span>&#160;<span class="preprocessor">#define TIMSK_REG       (*((volatile uint8_t*) (0x59)))</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a35240e4bec4fe2ccc6ea1f76266e87d9">   18</a></span>&#160;<span class="preprocessor">#define TIFR_REG        (*((volatile uint8_t*) (0x58)))</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a072555cef79eab5649599b1521b78bb1">   19</a></span>&#160;<span class="preprocessor">#define SPMCR_REG       (*((volatile uint8_t*) (0x57)))</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ad46f03505ca663fd513cf4a8e755716d">   20</a></span>&#160;<span class="preprocessor">#define TWCR_REG        (*((volatile uint8_t*) (0x56)))</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a36c15092fd772b581ad7cfa47838a846">   21</a></span>&#160;<span class="preprocessor">#define MCUCR_REG       (*((volatile uint8_t*) (0x55)))</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a08d6e7a26b061cdf2533b933f97d48f5">   22</a></span>&#160;<span class="preprocessor">#define MCUCSR_REG      (*((volatile uint8_t*) (0x54)))</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a40900dfae9fdbc8992043459f53531b2">   23</a></span>&#160;<span class="preprocessor">#define TCCR0_REG       (*((volatile uint8_t*) (0x53)))</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a8d36e0dcd57b0bdd5b5156ad21d3c97f">   24</a></span>&#160;<span class="preprocessor">#define TCNT0_REG       (*((volatile uint8_t*) (0x52)))</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="atmega32_8h.html#afa196fb7a75e3399ab05f3f475e74500">   25</a></span>&#160;<span class="preprocessor">#define SFIOR_REG       (*((volatile uint8_t*) (0x50)))</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a046608bc261e8dfc518d2beccb72ef78">   26</a></span>&#160;<span class="preprocessor">#define TCCR1A_REG      (*((volatile uint8_t*) (0x4F)))</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a596eba18300022db366becc5251ded3d">   27</a></span>&#160;<span class="preprocessor">#define TCCR1B_REG      (*((volatile uint8_t*) (0x4E)))</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ad96d355acb9829b10a87fd9372c4418a">   28</a></span>&#160;<span class="preprocessor">#define TCNT1H_REG      (*((volatile uint8_t*) (0x4D)))</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a2575e8635d133a17937582868e30247e">   29</a></span>&#160;<span class="preprocessor">#define TCNT1L_REG      (*((volatile uint8_t*) (0x4C)))</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a7f0bbfca2bf40a96bf50cb60978e8176">   30</a></span>&#160;<span class="preprocessor">#define TCNT1_REG       (*((volatile uint16_t*) (0x4C)))</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a503427849358a0f43e33bfb67f2d239c">   31</a></span>&#160;<span class="preprocessor">#define OCR1AH_REG      (*((volatile uint8_t*) (0x4B)))</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a0cd1ec8a5e7d16110f58db0d8472d6d2">   32</a></span>&#160;<span class="preprocessor">#define OCR1AL_REG      (*((volatile uint8_t*) (0x4A)))</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a95906e8368fb4872dd75b64f19dc8f72">   33</a></span>&#160;<span class="preprocessor">#define OCR1A_REG       (*((volatile uint16_t*) (0x4A)))</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a26fc00945b28fe48e5e9b6177c394a91">   34</a></span>&#160;<span class="preprocessor">#define OCR1BH_REG      (*((volatile uint8_t*) (0x49)))</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a35468d00d3ed708a1caf26721234724c">   35</a></span>&#160;<span class="preprocessor">#define OCR1BL_REG      (*((volatile uint8_t*) (0x48)))</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a70b2de31115c5137076a208bd89911e9">   36</a></span>&#160;<span class="preprocessor">#define OCR1B_REG       (*((volatile uint16_t*) (0x48)))</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a2b9fe96b2f6522e58b76d6a6d294fddf">   37</a></span>&#160;<span class="preprocessor">#define ICR1H_REG       (*((volatile uint8_t*) (0x47)))</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a09b9284f6ea2fb23e30dd20d68330fdd">   38</a></span>&#160;<span class="preprocessor">#define ICR1L_REG       (*((volatile uint8_t*) (0x46)))</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="atmega32_8h.html#afed6a3cb1b1c86dbcd7c5af7e032f1eb">   39</a></span>&#160;<span class="preprocessor">#define TCCR2_REG       (*((volatile uint8_t*) (0x45)))</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a7b755fb31041b91111de417e627bff58">   40</a></span>&#160;<span class="preprocessor">#define TCNT2_REG       (*((volatile uint8_t*) (0x44)))</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a98a15df2d38c0a3137dada5bfd889495">   41</a></span>&#160;<span class="preprocessor">#define OCR2_REG        (*((volatile uint8_t*) (0x43)))</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a649f37a33fad98618c95a1de9a7b9ce0">   42</a></span>&#160;<span class="preprocessor">#define ASSR_REG        (*((volatile uint8_t*) (0x42)))</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a08c56a1e7d3412c64c30444ecbc1deb9">   43</a></span>&#160;<span class="preprocessor">#define WDTCR_REG       (*((volatile uint8_t*) (0x41)))</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a0bb076119f1b4b9c36a77ab9f51b1261">   44</a></span>&#160;<span class="preprocessor">#define UBRRH_REG       (*((volatile uint8_t*) (0x40)))</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a5d416e100de89b3cf7f89d5e3f183a6f">   45</a></span>&#160;<span class="preprocessor">#define UCSRC_REG       (*((volatile uint8_t*) (0x40)))</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a9dc210a80e549097d41fd43f15a9b252">   46</a></span>&#160;<span class="preprocessor">#define EEARH_REG       (*((volatile uint8_t*) (0x3F)))</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a0dd7cf3d5d790b0438496631e25a881a">   47</a></span>&#160;<span class="preprocessor">#define EEARL_REG       (*((volatile uint8_t*) (0x3E)))</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="atmega32_8h.html#af656e75f4e08ff38343aea13122dec67">   48</a></span>&#160;<span class="preprocessor">#define EEDR_REG        (*((volatile uint8_t*) (0x3D)))</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a0a1e034283333528d399133455ae7bc2">   49</a></span>&#160;<span class="preprocessor">#define EECR_REG        (*((volatile uint8_t*) (0x3C)))</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a69ffd3269800ea27cd17343c9ecf6da1">   50</a></span>&#160;<span class="preprocessor">#define PORTA_REG       (*((volatile uint8_t*) (0x3B)))</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a5aa735bd0a11e4a9913f17d2bb961c9e">   51</a></span>&#160;<span class="preprocessor">#define DDRA_REG        (*((volatile uint8_t*) (0x3A)))</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a02265ca1ac8680e3ba192b19a934028c">   52</a></span>&#160;<span class="preprocessor">#define PINA_REG        (*((volatile uint8_t*) (0x39)))</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a133515fb63100cc97991f92e854520e2">   53</a></span>&#160;<span class="preprocessor">#define PORTB_REG       (*((volatile uint8_t*) (0x38)))</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a5c193c58d46a9685f4d3b93f5679a311">   54</a></span>&#160;<span class="preprocessor">#define DDRB_REG        (*((volatile uint8_t*) (0x37)))</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a8e2b147a01a34b55673cec5129353ea1">   55</a></span>&#160;<span class="preprocessor">#define PINB_REG        (*((volatile uint8_t*) (0x36)))</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a5238df12de457890ede71577d037aa28">   56</a></span>&#160;<span class="preprocessor">#define PORTC_REG       (*((volatile uint8_t*) (0x35)))</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="atmega32_8h.html#abec078a3708628171d7b46b6e61c606b">   57</a></span>&#160;<span class="preprocessor">#define DDRC_REG        (*((volatile uint8_t*) (0x34)))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a65fa336a15aea221d03ec9adc9182d8f">   58</a></span>&#160;<span class="preprocessor">#define PINC_REG        (*((volatile uint8_t*) (0x33)))</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a36c27fa5dbbc6a8a24201a4608bbda97">   59</a></span>&#160;<span class="preprocessor">#define PORTD_REG       (*((volatile uint8_t*) (0x32)))</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a5da647ae541fa71c2fdc27fd0688f2d1">   60</a></span>&#160;<span class="preprocessor">#define DDRD_REG        (*((volatile uint8_t*) (0x31)))</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a17249d88a555be1df96c5870cedfa125">   61</a></span>&#160;<span class="preprocessor">#define PIND_REG        (*((volatile uint8_t*) (0x30)))</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a254b6294d8aea38d2d59c5b08b546d95">   62</a></span>&#160;<span class="preprocessor">#define SPDR_REG        (*((volatile uint8_t*) (0x2F)))</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a44db3667ce8d5b35d7ce42443e2e4ccb">   63</a></span>&#160;<span class="preprocessor">#define SPSR_REG        (*((volatile uint8_t*) (0x2E)))</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a45db79ee1d43bc6e2e107368549d8f4e">   64</a></span>&#160;<span class="preprocessor">#define SPCR_REG        (*((volatile uint8_t*) (0x2D)))</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ac4cdf0337e0169a0aada9a349ce3fc9f">   65</a></span>&#160;<span class="preprocessor">#define UDR_REG         (*((volatile uint8_t*) (0x2C)))</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a93133bbdb258fbd0b8a781ee19701f5e">   66</a></span>&#160;<span class="preprocessor">#define UCSRA_REG       (*((volatile uint8_t*) (0x2B)))</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ada68d811f14f0bd1d9393b732dff0008">   67</a></span>&#160;<span class="preprocessor">#define UCSRB_REG       (*((volatile uint8_t*) (0x2A)))</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="atmega32_8h.html#aec54947cb3cde19a9a68ff7f2e253cf9">   68</a></span>&#160;<span class="preprocessor">#define UBRRL_REG       (*((volatile uint8_t*) (0x29)))</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a06ee4dc38eb5afca3c47057fa18d2900">   69</a></span>&#160;<span class="preprocessor">#define ACSR_REG        (*((volatile uint8_t*) (0x28)))</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a241d04bc95a5e342585371ebddf355b6">   70</a></span>&#160;<span class="preprocessor">#define ADMUX_REG       (*((volatile uint8_t*) (0x27)))</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="atmega32_8h.html#afdb7609f5525747de1157fc2a4e1cfb7">   71</a></span>&#160;<span class="preprocessor">#define ADCSRA_REG      (*((volatile uint8_t*) (0x26)))</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="atmega32_8h.html#aac5454fff761234931101ac2a6f2deb5">   72</a></span>&#160;<span class="preprocessor">#define ADCH_REG        (*((volatile uint8_t*) (0x25)))</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="atmega32_8h.html#af155ed42fb9b206cbd7974cba25b950f">   73</a></span>&#160;<span class="preprocessor">#define ADCL_REG        (*((volatile uint8_t*) (0x24)))</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="atmega32_8h.html#afdbcba80b6d40461da3fe9de40e6225e">   74</a></span>&#160;<span class="preprocessor">#define TWDR_REG        (*((volatile uint8_t*) (0x23)))</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a045b4afeb96455037356a23954d41e3d">   75</a></span>&#160;<span class="preprocessor">#define TWAR_REG        (*((volatile uint8_t*) (0x22)))</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a1c91a0848b9cdea97fb63cdbd12b98e3">   76</a></span>&#160;<span class="preprocessor">#define TWSR_REG        (*((volatile uint8_t*) (0x21)))</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="atmega32_8h.html#af9614905e3d345b3ca4da5064dead724">   77</a></span>&#160;<span class="preprocessor">#define TWBR_REG        (*((volatile uint8_t*) (0x20)))</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a743ced1ba74f3457e8aa462cdbe6a2d1">   79</a></span>&#160;<span class="preprocessor">#define PUD_BIT     2</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// TCCR0 (TIMER0 Control Register) Register Bits</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a3020cbb17a30b66e56602baf108127d9">   82</a></span>&#160;<span class="preprocessor">#define CS00_BIT    0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ad2c7782d91bf597ed3703dcd9f8ea960">   83</a></span>&#160;<span class="preprocessor">#define CS01_BIT    1</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a9e945c22664e545d939005d9755f31a4">   84</a></span>&#160;<span class="preprocessor">#define CS02_BIT    2</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a01c158cee953eaa30c1d34726dcc831d">   85</a></span>&#160;<span class="preprocessor">#define WGM01_BIT   3</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a7af0cbb63564402a6e6f3ad1a4f57461">   86</a></span>&#160;<span class="preprocessor">#define COM00_BIT   4</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ab003bc5a952e33c6c60df590666f3332">   87</a></span>&#160;<span class="preprocessor">#define COM01_BIT   5</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ad6aa1c0ac1ac4840c7160973e53116cd">   88</a></span>&#160;<span class="preprocessor">#define WGM00_BIT   6</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ae06bd534f277a397e4251097ad23ad0f">   89</a></span>&#160;<span class="preprocessor">#define FOC0_BIT    7</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//SREG Register Bits</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="atmega32_8h.html#aee2152981b17e0fd7752a41c038f42ad">   93</a></span>&#160;<span class="preprocessor">#define I_BIT       7</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//TIMSK Register Bits</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ab353d17be2aaa2e7fbb6c36b0a73b174">   96</a></span>&#160;<span class="preprocessor">#define TOIE0_BIT       0</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a624e53335c45b87658ea768378e307af">   97</a></span>&#160;<span class="preprocessor">#define OCIE0_BIT       1</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a4a5e5840c6a343bca4b5f2d5eb9c1021">   98</a></span>&#160;<span class="preprocessor">#define TOIE1_BIT       2</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a2681ab63a97b1ce545a27ad011ae0288">   99</a></span>&#160;<span class="preprocessor">#define OCIE1B_BIT      3</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="atmega32_8h.html#a165e0dc86b6a6cb12bf7b92f40561c52">  100</a></span>&#160;<span class="preprocessor">#define OCIE1A_BIT      4</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ac03bb25548e78fd79872c2eb233c7ccd">  101</a></span>&#160;<span class="preprocessor">#define TICIE1_BIT      5</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="atmega32_8h.html#acbc229bb72e03881f5f709a0f4330026">  102</a></span>&#160;<span class="preprocessor">#define TOIE2_BIT       6</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="atmega32_8h.html#ae2ce083ee67bd45abc0c7c7fa267a764">  103</a></span>&#160;<span class="preprocessor">#define OCIE2_BIT       7</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ATMEGA32_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
