Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/hs/tool/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f69c728b5a5a449aad8a4c9e7be9388b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.InstFetch
Compiling module xil_defaultlib.InstDecode
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.MemAccess
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.RamController
Compiling module xil_defaultlib.onePureRV32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
