// Seed: 3906971373
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    output wand id_6
    , id_14,
    output tri1 id_7,
    input wor id_8,
    output tri1 id_9,
    output wand id_10,
    input wire id_11,
    output tri1 id_12
);
  wire id_15;
  wire id_16 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6
);
  assign id_1 = 1'd0;
  module_0(
      id_3, id_5, id_6, id_3, id_5, id_0, id_1, id_1, id_5, id_2, id_0, id_4, id_2
  );
endmodule
