#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun May 22 16:42:52 2016
# Process ID: 16068
# Current directory: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/vivado.log
# Journal file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks\vivado.jou
#-----------------------------------------------------------
Vivado% tincr::read_tcp dft_1.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (2.222298 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./dft_1.tcp/netlist.edf]
Finished Parsing EDIF File [./dft_1.tcp/netlist.edf]
Parsing EDIF File [./dft_1.tcp/dft_v4_0_xst.edn]
Finished Parsing EDIF File [./dft_1.tcp/dft_v4_0_xst.edn]
INFO: [Netlist 29-17] Analyzing 423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'top' is not ideal for floorplanning, since the cellview 'dft_v4_0_xst' defined in file 'dft_v4_0_xst.edn' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 497.371 ; gain = 283.320
Design linked successfully. (57.554751 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/constraints.xdc]
Design constraints added successfully. (0.063006 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/placement.xdc]
read_xdc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 538.824 ; gain = 41.453
Placement constraints added successfully... (19.889312 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/dft_1.tcp/routing.xdc]
read_xdc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 542.105 ; gain = 3.281
Routing constraints added successfully. (25.790675 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -filter ROUTE_STATUS==ANTENNAS'.
Design importation complete. (105.52004200000002 seconds)
2.222298 57.554751 0.063006 19.889312 25.790675 105.52004200000002
Vivado% llength [get_cells]
92
Vivado% get_cells -hierarchical 
BLK_EXP_OBUF[0]_inst BLK_EXP_OBUF[1]_inst BLK_EXP_OBUF[2]_inst BLK_EXP_OBUF[3]_inst CLK_IBUF_BUFG_inst CLK_IBUF_inst DATA_VALID_OBUF_inst FD_IN_IBUF_inst FD_OUT_OBUF_inst FWD_INV_IBUF_inst GND RFFD_OBUF_inst SCLR_IBUF_inst SIZE_IBUF[0]_inst SIZE_IBUF[1]_inst SIZE_IBUF[2]_inst SIZE_IBUF[3]_inst SIZE_IBUF[4]_inst SIZE_IBUF[5]_inst XK_IM_OBUF[0]_inst XK_IM_OBUF[10]_inst XK_IM_OBUF[11]_inst XK_IM_OBUF[12]_inst XK_IM_OBUF[13]_inst XK_IM_OBUF[14]_inst XK_IM_OBUF[15]_inst XK_IM_OBUF[16]_inst XK_IM_OBUF[17]_inst XK_IM_OBUF[1]_inst XK_IM_OBUF[2]_inst XK_IM_OBUF[3]_inst XK_IM_OBUF[4]_inst XK_IM_OBUF[5]_inst XK_IM_OBUF[6]_inst XK_IM_OBUF[7]_inst XK_IM_OBUF[8]_inst XK_IM_OBUF[9]_inst XK_RE_OBUF[0]_inst XK_RE_OBUF[10]_inst XK_RE_OBUF[11]_inst XK_RE_OBUF[12]_inst XK_RE_OBUF[13]_inst XK_RE_OBUF[14]_inst XK_RE_OBUF[15]_inst XK_RE_OBUF[16]_inst XK_RE_OBUF[17]_inst XK_RE_OBUF[1]_inst XK_RE_OBUF[2]_inst XK_RE_OBUF[3]_inst XK_RE_OBUF[4]_inst XK_RE_OBUF[5]_inst XK_RE_OBUF[6]_inst XK_RE_OBUF[7]_inst XK_RE_OBUF[8]_inst XK_RE_OBUF[9]_inst XN_IM_IBUF[0]_inst XN_IM_IBUF[10]_inst XN_IM_IBUF[11]_inst XN_IM_IBUF[12]_inst XN_IM_IBUF[13]_inst XN_IM_IBUF[14]_inst XN_IM_IBUF[15]_inst XN_IM_IBUF[16]_inst XN_IM_IBUF[17]_inst XN_IM_IBUF[1]_inst XN_IM_IBUF[2]_inst XN_IM_IBUF[3]_inst XN_IM_IBUF[4]_inst XN_IM_IBUF[5]_inst XN_IM_IBUF[6]_inst XN_IM_IBUF[7]_inst XN_IM_IBUF[8]_inst XN_IM_IBUF[9]_inst XN_RE_IBUF[0]_inst XN_RE_IBUF[10]_inst XN_RE_IBUF[11]_inst XN_RE_IBUF[12]_inst XN_RE_IBUF[13]_inst XN_RE_IBUF[14]_inst XN_RE_IBUF[15]_inst XN_RE_IBUF[16]_inst XN_RE_IBUF[17]_inst XN_RE_IBUF[1]_inst XN_RE_IBUF[2]_inst XN_RE_IBUF[3]_inst XN_RE_IBUF[4]_inst XN_RE_IBUF[5]_inst XN_RE_IBUF[6]_inst XN_RE_IBUF[7]_inst XN_RE_IBUF[8]_inst XN_RE_IBUF[9]_inst dft_gen[0].dft_array/U0 dft_gen[0].dft_array/U0/i_synth dft_gen[0].dft_array/U0/i_synth/ADDR[0][0]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][1]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][1]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][2]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][2]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][3]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][3]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][4]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][4]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][5]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][5]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][6]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][6]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][7]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][7]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[0][8]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[0][8]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][0]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][1]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][1]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][2]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][2]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][3]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][3]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][4]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][4]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][5]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][5]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][6]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][6]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][7]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][7]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[1][8]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[1][8]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][0]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][1]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][1]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][2]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][2]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][3]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][3]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][4]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][4]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][5]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][5]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][6]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][6]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][7]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][7]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[2][8]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[2][8]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][0]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][1]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][1]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][2]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][2]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][3]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][3]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][4]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][4]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][5]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][5]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][6]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][6]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][7]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][7]_i_2 dft_gen[0].dft_array/U0/i_synth/ADDR[3][8]_i_1 dft_gen[0].dft_array/U0/i_synth/ADDR[3][8]_i_2 dft_gen[0].dft_array/U0/i_synth/BANK[0][0]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[0][1]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[1][0]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[1][1]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[2][0]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[2][1]_i_1 dft_gen[0].dft_array/U0/i_synth/BANK[3][1]_i_1 dft_gen[0].dft_array/U0/i_synth/DATA_DEL/DEL_I[4].DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig[0][17]_i_1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_10 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_10__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_10__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_10__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_10__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_11 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_11__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_11__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_11__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_11__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_12 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_12__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_12__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_12__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_12__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_13 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_13__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_13__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_13__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_13__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_14 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_14__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_14__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_14__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_14__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_15 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_15__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_15__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_15__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_15__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_16 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_16__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_16__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_16__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_16__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_17 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_17__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_17__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_17__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_17__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_19 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_19__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_19__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__4 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_1__5 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_20 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_20__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_20__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_21 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_21__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_21__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_22 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_22__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_22__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_23 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_23__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_23__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_24 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_24__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_24__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_25 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_25__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_25__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_26 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_26__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_26__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_27 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_27__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_27__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_28 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_28__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_28__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_29 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_29__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_29__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_2__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_2__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_2__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_2__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_30 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_30__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_30__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_31 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_31__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_31__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_32 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_32__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_32__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_33 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_33__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_33__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_34 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_34__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_34__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_35 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_35__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_35__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_3__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_3__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_3__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_3__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_4 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_4__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_4__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_4__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_4__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_5 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_5__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_5__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_5__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_5__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_6 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_6__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_6__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_6__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_6__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_7 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_7__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_7__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_7__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_7__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_8 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_8__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_8__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_8__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_8__3 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_9 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_9__0 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_9__1 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_9__2 dft_gen[0].dft_array/U0/i_synth/DSP_V5.DSP_i_9__3 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_1 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_2 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_3 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_4 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_5 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_6 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_7 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_8 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[0]_i_9 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_1 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_10 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_11 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_2 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_3 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_4 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_5 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_6 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_7 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_8 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[1]_i_9 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_1 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_2 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_3 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_4 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_5 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[2]_i_6 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[3]_i_1 dft_gen[0].dft_array/U0/i_synth/FSM_sequential_dft_state[3]_i_2 dft_gen[0].dft_array/U0/i_synth/GND dft_gen[0].dft_array/U0/i_synth/GND_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[0].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[0].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[10].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[10].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[11].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[11].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[12].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[12].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[13].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[13].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[14].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[14].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[15].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[15].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[16].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[16].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[17].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[17].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[1].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[1].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[2].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[2].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[3].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[3].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[4].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[4].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[5].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[5].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[6].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[6].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[7].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[7].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[8].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[8].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[9].IP_MUX_IM_i_1 dft_gen[0].dft_array/U0/i_synth/IP_MUX_BLOCK[9].IP_MUX_RE_i_1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_2__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_3__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_4__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_5__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_6__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_7__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_8__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[11]_i_9__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_2__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_3__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_4__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_5__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_6__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_7__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_8__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_9 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[13]_i_9__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_2__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_3__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__7 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_4__8 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__0 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__1 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__2 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__3 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__4 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__5 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__6 dft_gen[0].dft_array/U0/i_synth/IP_REG.ip_reg_op[15]_i_5__7 ...
Vivado% llength [get_cells -hierarchical ]
10420
Vivado% 