// Seed: 4268713011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(-1),
        .id_13(-1)
    ),
    id_14
);
  inout wire id_9;
  inout wire id_8;
  inout tri id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_15 = id_11;
  wand id_16, id_17;
  initial id_10 <= | -1;
  always id_11 <= 1;
  wire id_18;
  wire id_19, id_20, id_21;
  assign id_7  = 1;
  assign id_16 = -1;
  genvar id_22, id_23;
  logic id_24;
  ;
endmodule : SymbolIdentifier
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2;
endmodule
