Source Block: hdl/library/axi_dmac/request_arb.v@717:727@HdlIdDef
	.m_axis_data(dest_fifo_data)
);

wire _dest_valid;
wire _dest_ready;
wire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;

axi_register_slice #(
	.DATA_WIDTH(C_M_AXI_DATA_WIDTH),
	.FORWARD_REGISTERED(C_AXI_SLICE_DEST)
) i_dest_slice2 (

Diff Content:
- 722 wire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;
+ 722 wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@716:726
	.m_axis_ready(dest_fifo_ready),
	.m_axis_data(dest_fifo_data)
);

wire _dest_valid;
wire _dest_ready;
wire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;

axi_register_slice #(
	.DATA_WIDTH(C_M_AXI_DATA_WIDTH),
	.FORWARD_REGISTERED(C_AXI_SLICE_DEST)

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@715:725
	.m_axis_valid(dest_fifo_valid),
	.m_axis_ready(dest_fifo_ready),
	.m_axis_data(dest_fifo_data)
);

wire _dest_valid;
wire _dest_ready;
wire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;

axi_register_slice #(
	.DATA_WIDTH(C_M_AXI_DATA_WIDTH),

