$date
	Thu Aug 28 19:47:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module detector_secuencia_tb $end
$var wire 1 ! found $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 1 ! found $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
b0 )
1$
0#
0"
0!
$end
#5000
b0 *
1"
#10000
0"
#12000
b1 )
1#
0$
#15000
b1 *
1"
#20000
0"
#22000
b10 )
0#
#25000
b0 )
b10 *
1"
#30000
0"
#32000
b11 )
1#
#35000
b1 )
1!
b11 *
1"
#40000
0"
#45000
0!
b1 *
1"
#50000
0"
#55000
1"
#60000
0"
#62000
b10 )
0#
#65000
b0 )
b10 *
1"
#70000
0"
#72000
b11 )
1#
#75000
b1 )
1!
b11 *
1"
#80000
0"
#85000
0!
b1 *
1"
#90000
0"
#92000
b10 )
0#
#95000
b0 )
b10 *
1"
#100000
0"
#102000
b11 )
1#
#105000
b1 )
1!
b11 *
1"
#110000
0"
#112000
b10 )
1!
0#
#115000
b0 )
0!
b10 *
1"
#120000
0"
#122000
b11 )
1#
#125000
b1 )
1!
b11 *
1"
#130000
0"
#132000
