 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sun Mar 15 19:35:20 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.83%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1664    0.0000     0.3662 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0382    0.1870     0.5531 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.4890              0.0000     0.5531 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5531 r
  fifo_1__mem_fifo/data_o[65] (net)                     4.4890              0.0000     0.5531 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5531 r
  fifo_lo[105] (net)                                    4.4890              0.0000     0.5531 r
  U1873/IN2 (AND2X1)                                              0.0382    0.0000 &   0.5532 r
  U1873/Q (AND2X1)                                                0.1864    0.1307 @   0.6839 r
  io_cmd_o[65] (net)                            4      56.0978              0.0000     0.6839 r
  io_cmd_o[65] (out)                                              0.1865   -0.0816 @   0.6023 r
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7023


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1664    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0413    0.1890     0.5535 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.6236              0.0000     0.5535 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[95] (net)                     5.6236              0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5535 r
  fifo_lo[135] (net)                                    5.6236              0.0000     0.5535 r
  U1933/IN2 (AND2X1)                                              0.0413    0.0000 &   0.5536 r
  U1933/Q (AND2X1)                                                0.1710    0.1264     0.6800 r
  io_cmd_o[95] (net)                            4      52.2335              0.0000     0.6800 r
  io_cmd_o[95] (out)                                              0.1710   -0.0663 &   0.6137 r
  data arrival time                                                                    0.6137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0379    0.1868     0.5520 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       4.4072              0.0000     0.5520 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5520 r
  fifo_1__mem_fifo/data_o[70] (net)                     4.4072              0.0000     0.5520 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5520 r
  fifo_lo[110] (net)                                    4.4072              0.0000     0.5520 r
  U1883/IN2 (AND2X1)                                              0.0379    0.0000 &   0.5521 r
  U1883/Q (AND2X1)                                                0.1522    0.1174 @   0.6694 r
  io_cmd_o[70] (net)                            4      46.0853              0.0000     0.6694 r
  io_cmd_o[70] (out)                                              0.1522   -0.0554 @   0.6141 r
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0410    0.1887     0.5566 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       5.5033              0.0000     0.5566 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[72] (net)                     5.5033              0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5566 r
  fifo_lo[112] (net)                                    5.5033              0.0000     0.5566 r
  U1887/IN2 (AND2X1)                                              0.0410   -0.0006 &   0.5560 r
  U1887/Q (AND2X1)                                                0.1413    0.1127 @   0.6687 r
  io_cmd_o[72] (net)                            4      42.2817              0.0000     0.6687 r
  io_cmd_o[72] (out)                                              0.1414   -0.0493 @   0.6194 r
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7194


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3637     0.3637
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1590    0.0000     0.3637 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0511    0.1945     0.5581 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.2683              0.0000     0.5581 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5581 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.2683              0.0000     0.5581 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5581 r
  fifo_lo[151] (net)                                    9.2683              0.0000     0.5581 r
  U1965/IN2 (AND2X1)                                              0.0511   -0.0023 &   0.5558 r
  U1965/Q (AND2X1)                                                0.1212    0.1045 @   0.6603 r
  io_cmd_o[111] (net)                           4      35.1103              0.0000     0.6603 r
  io_cmd_o[111] (out)                                             0.1212   -0.0312 @   0.6291 r
  data arrival time                                                                    0.6291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7291


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1664    0.0000     0.3662 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0339    0.2034     0.5695 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.1713              0.0000     0.5695 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5695 f
  fifo_1__mem_fifo/data_o[65] (net)                     4.1713              0.0000     0.5695 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5695 f
  fifo_lo[105] (net)                                    4.1713              0.0000     0.5695 f
  U1873/IN2 (AND2X1)                                              0.0339    0.0000 &   0.5696 f
  U1873/Q (AND2X1)                                                0.1867    0.1425 @   0.7121 f
  io_cmd_o[65] (net)                            4      55.3520              0.0000     0.7121 f
  io_cmd_o[65] (out)                                              0.1867   -0.0828 @   0.6292 f
  data arrival time                                                                    0.6292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7292


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0588    0.1993     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.2108              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.2108              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[161] (net)                                   12.2108              0.0000     0.5652 r
  U1985/IN2 (AND2X1)                                              0.0588   -0.0010 &   0.5642 r
  U1985/Q (AND2X1)                                                0.2167    0.1457 @   0.7099 r
  io_cmd_o[121] (net)                           4      65.7090              0.0000     0.7099 r
  io_cmd_o[121] (out)                                             0.2170   -0.0764 @   0.6336 r
  data arrival time                                                                    0.6336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7336


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1664    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0447    0.1913     0.5564 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       6.8447              0.0000     0.5564 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5564 r
  fifo_1__mem_fifo/data_o[77] (net)                     6.8447              0.0000     0.5564 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5564 r
  fifo_lo[117] (net)                                    6.8447              0.0000     0.5564 r
  U1897/IN2 (AND2X1)                                              0.0447   -0.0010 &   0.5554 r
  U1897/Q (AND2X1)                                                0.1511    0.1141 @   0.6695 r
  io_cmd_o[77] (net)                            4      43.3414              0.0000     0.6695 r
  io_cmd_o[77] (out)                                              0.1514   -0.0345 @   0.6350 r
  data arrival time                                                                    0.6350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7350


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0453    0.1917     0.5563 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.0829              0.0000     0.5563 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5563 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.0829              0.0000     0.5563 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5563 r
  fifo_lo[120] (net)                                    7.0829              0.0000     0.5563 r
  U1903/IN2 (AND2X1)                                              0.0453    0.0001 &   0.5564 r
  U1903/Q (AND2X1)                                                0.1457    0.1153 @   0.6717 r
  io_cmd_o[80] (net)                            4      43.8568              0.0000     0.6717 r
  io_cmd_o[80] (out)                                              0.1458   -0.0358 @   0.6359 r
  data arrival time                                                                    0.6359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0428    0.1901     0.5559 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       6.1753              0.0000     0.5559 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[88] (net)                     6.1753              0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5559 r
  fifo_lo[128] (net)                                    6.1753              0.0000     0.5559 r
  U1919/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5560 r
  U1919/Q (AND2X1)                                                0.2072    0.1385 @   0.6944 r
  io_cmd_o[88] (net)                            4      62.0552              0.0000     0.6944 r
  io_cmd_o[88] (out)                                              0.2075   -0.0585 @   0.6359 r
  data arrival time                                                                    0.6359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1664    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0414    0.1891     0.5535 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       5.6484              0.0000     0.5535 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[61] (net)                     5.6484              0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5535 r
  fifo_lo[101] (net)                                    5.6484              0.0000     0.5535 r
  U1865/IN2 (AND2X1)                                              0.0414    0.0000 &   0.5536 r
  U1865/Q (AND2X1)                                                0.1343    0.1094 @   0.6630 r
  io_cmd_o[61] (net)                            4      39.7941              0.0000     0.6630 r
  io_cmd_o[61] (out)                                              0.1343   -0.0266 @   0.6363 r
  data arrival time                                                                    0.6363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7363


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1664    0.0000     0.3661 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0561    0.1979     0.5639 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      11.1979              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[107] (net)                   11.1979              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5639 r
  fifo_lo[147] (net)                                   11.1979              0.0000     0.5639 r
  U1957/IN2 (AND2X1)                                              0.0561   -0.0008 &   0.5631 r
  U1957/Q (AND2X1)                                                0.1848    0.1277 @   0.6908 r
  io_cmd_o[107] (net)                           4      53.9986              0.0000     0.6908 r
  io_cmd_o[107] (out)                                             0.1855   -0.0544 @   0.6364 r
  data arrival time                                                                    0.6364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0337    0.2032     0.5684 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       4.0895              0.0000     0.5684 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5684 f
  fifo_1__mem_fifo/data_o[70] (net)                     4.0895              0.0000     0.5684 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5684 f
  fifo_lo[110] (net)                                    4.0895              0.0000     0.5684 f
  U1883/IN2 (AND2X1)                                              0.0337    0.0000 &   0.5685 f
  U1883/Q (AND2X1)                                                0.1526    0.1264 @   0.6948 f
  io_cmd_o[70] (net)                            4      45.3396              0.0000     0.6948 f
  io_cmd_o[70] (out)                                              0.1526   -0.0584 @   0.6365 f
  data arrival time                                                                    0.6365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7365


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1654    0.0000     0.3678 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0486    0.1936     0.5614 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       8.3158              0.0000     0.5614 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5614 r
  fifo_1__mem_fifo/data_o[75] (net)                     8.3158              0.0000     0.5614 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5614 r
  fifo_lo[115] (net)                                    8.3158              0.0000     0.5614 r
  U1893/IN2 (AND2X1)                                              0.0486   -0.0031 &   0.5583 r
  U1893/Q (AND2X1)                                                0.1266    0.1067 @   0.6650 r
  io_cmd_o[75] (net)                            4      37.0432              0.0000     0.6650 r
  io_cmd_o[75] (out)                                              0.1266   -0.0282 @   0.6369 r
  data arrival time                                                                    0.6369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7369


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0445    0.1906     0.5541 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       6.7783              0.0000     0.5541 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5541 r
  fifo_1__mem_fifo/data_o[99] (net)                     6.7783              0.0000     0.5541 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5541 r
  fifo_lo[139] (net)                                    6.7783              0.0000     0.5541 r
  U1941/IN2 (AND2X1)                                              0.0445   -0.0006 &   0.5536 r
  U1941/Q (AND2X1)                                                0.1311    0.1083 @   0.6618 r
  io_cmd_o[99] (net)                            4      38.6341              0.0000     0.6618 r
  io_cmd_o[99] (out)                                              0.1311   -0.0236 @   0.6382 r
  data arrival time                                                                    0.6382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7382


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1664    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0365    0.2055     0.5700 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.3059              0.0000     0.5700 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[95] (net)                     5.3059              0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5700 f
  fifo_lo[135] (net)                                    5.3059              0.0000     0.5700 f
  U1933/IN2 (AND2X1)                                              0.0365    0.0000 &   0.5700 f
  U1933/Q (AND2X1)                                                0.1723    0.1373     0.7073 f
  io_cmd_o[95] (net)                            4      51.4878              0.0000     0.7073 f
  io_cmd_o[95] (out)                                              0.1723   -0.0689 &   0.6384 f
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7384


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0523    0.1938     0.5454 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       9.7043              0.0000     0.5454 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5454 r
  fifo_0__mem_fifo/data_o[13] (net)                     9.7043              0.0000     0.5454 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5454 r
  fifo_lo[11] (net)                                     9.7043              0.0000     0.5454 r
  U1782/IN1 (MUX21X1)                                             0.0523   -0.0037 &   0.5417 r
  U1782/Q (MUX21X1)                                               0.2949    0.1871 @   0.7288 r
  io_cmd_o[13] (net)                            4      88.0710              0.0000     0.7288 r
  io_cmd_o[13] (out)                                              0.2949   -0.0902 @   0.6386 r
  data arrival time                                                                    0.6386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7386


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0362    0.2052     0.5731 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       5.1856              0.0000     0.5731 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[72] (net)                     5.1856              0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5731 f
  fifo_lo[112] (net)                                    5.1856              0.0000     0.5731 f
  U1887/IN2 (AND2X1)                                              0.0362   -0.0005 &   0.5725 f
  U1887/Q (AND2X1)                                                0.1411    0.1208 @   0.6934 f
  io_cmd_o[72] (net)                            4      41.5359              0.0000     0.6934 f
  io_cmd_o[72] (out)                                              0.1412   -0.0507 @   0.6427 f
  data arrival time                                                                    0.6427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7427


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0444    0.1910     0.5589 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.7559              0.0000     0.5589 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5589 r
  fifo_1__mem_fifo/data_o[64] (net)                     6.7559              0.0000     0.5589 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5589 r
  fifo_lo[104] (net)                                    6.7559              0.0000     0.5589 r
  U1871/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5590 r
  U1871/Q (AND2X1)                                                0.1262    0.1060 @   0.6650 r
  io_cmd_o[64] (net)                            4      36.9057              0.0000     0.6650 r
  io_cmd_o[64] (out)                                              0.1262   -0.0191 @   0.6459 r
  data arrival time                                                                    0.6459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7459


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0518    0.1948     0.5584 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       9.5244              0.0000     0.5584 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[108] (net)                    9.5244              0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5584 r
  fifo_lo[148] (net)                                    9.5244              0.0000     0.5584 r
  U1959/IN2 (AND2X1)                                              0.0518   -0.0007 &   0.5577 r
  U1959/Q (AND2X1)                                                0.1227    0.1053 @   0.6629 r
  io_cmd_o[108] (net)                           4      35.6415              0.0000     0.6629 r
  io_cmd_o[108] (out)                                             0.1227   -0.0170 @   0.6459 r
  data arrival time                                                                    0.6459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7459


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0478    0.1926     0.5561 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.0052              0.0000     0.5561 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5561 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.0052              0.0000     0.5561 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5561 r
  fifo_lo[145] (net)                                    8.0052              0.0000     0.5561 r
  U1953/IN2 (AND2X1)                                              0.0478    0.0001 &   0.5562 r
  U1953/Q (AND2X1)                                                0.1209    0.1039 @   0.6602 r
  io_cmd_o[105] (net)                           4      35.0516              0.0000     0.6602 r
  io_cmd_o[105] (out)                                             0.1210   -0.0112 @   0.6490 r
  data arrival time                                                                    0.6490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7490


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1657    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0507    0.1948     0.5647 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       9.1097              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[87] (net)                     9.1097              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[127] (net)                                    9.1097              0.0000     0.5647 r
  U1917/IN2 (AND2X1)                                              0.0507    0.0001 &   0.5647 r
  U1917/Q (AND2X1)                                                0.1206    0.1041 @   0.6689 r
  io_cmd_o[87] (net)                            4      34.8991              0.0000     0.6689 r
  io_cmd_o[87] (out)                                              0.1206   -0.0190 @   0.6499 r
  data arrival time                                                                    0.6499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7499


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3637     0.3637
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1590    0.0000     0.3637 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0449    0.2112     0.5749 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       8.9505              0.0000     0.5749 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[111] (net)                    8.9505              0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5749 f
  fifo_lo[151] (net)                                    8.9505              0.0000     0.5749 f
  U1965/IN2 (AND2X1)                                              0.0449   -0.0019 &   0.5730 f
  U1965/Q (AND2X1)                                                0.1198    0.1114 @   0.6844 f
  io_cmd_o[111] (net)                           4      34.3645              0.0000     0.6844 f
  io_cmd_o[111] (out)                                             0.1199   -0.0320 @   0.6524 f
  data arrival time                                                                    0.6524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7524


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1664    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0394    0.1878     0.5527 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       4.9383              0.0000     0.5527 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5527 r
  fifo_1__mem_fifo/data_o[98] (net)                     4.9383              0.0000     0.5527 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5527 r
  fifo_lo[138] (net)                                    4.9383              0.0000     0.5527 r
  U1939/IN2 (AND2X1)                                              0.0394    0.0000 &   0.5527 r
  U1939/Q (AND2X1)                                                0.1671    0.1179 @   0.6706 r
  io_cmd_o[98] (net)                            4      48.1152              0.0000     0.6706 r
  io_cmd_o[98] (out)                                              0.1677   -0.0181 @   0.6525 r
  data arrival time                                                                    0.6525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1657    0.0000     0.3702 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0436    0.1905     0.5607 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       6.4582              0.0000     0.5607 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5607 r
  fifo_1__mem_fifo/data_o[82] (net)                     6.4582              0.0000     0.5607 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5607 r
  fifo_lo[122] (net)                                    6.4582              0.0000     0.5607 r
  U1907/IN2 (AND2X1)                                              0.0436   -0.0010 &   0.5598 r
  U1907/Q (AND2X1)                                                0.1991    0.1337 @   0.6935 r
  io_cmd_o[82] (net)                            4      59.6408              0.0000     0.6935 r
  io_cmd_o[82] (out)                                              0.1991   -0.0397 @   0.6538 r
  data arrival time                                                                    0.6538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7538


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0477    0.1932     0.5578 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       7.9610              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[71] (net)                     7.9610              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[111] (net)                                    7.9610              0.0000     0.5578 r
  U1885/IN2 (AND2X1)                                              0.0477    0.0001 &   0.5579 r
  U1885/Q (AND2X1)                                                0.1379    0.1119 @   0.6698 r
  io_cmd_o[71] (net)                            4      41.0940              0.0000     0.6698 r
  io_cmd_o[71] (out)                                              0.1380   -0.0132 @   0.6566 r
  data arrival time                                                                    0.6566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7566


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1664    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0366    0.2056     0.5700 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       5.3307              0.0000     0.5700 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[61] (net)                     5.3307              0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5700 f
  fifo_lo[101] (net)                                    5.3307              0.0000     0.5700 f
  U1865/IN2 (AND2X1)                                              0.0366    0.0000 &   0.5700 f
  U1865/Q (AND2X1)                                                0.1337    0.1169 @   0.6870 f
  io_cmd_o[61] (net)                            4      39.0484              0.0000     0.6870 f
  io_cmd_o[61] (out)                                              0.1337   -0.0288 @   0.6582 f
  data arrival time                                                                    0.6582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7582


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1664    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0393    0.2078     0.5729 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       6.5269              0.0000     0.5729 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[77] (net)                     6.5269              0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 f
  fifo_lo[117] (net)                                    6.5269              0.0000     0.5729 f
  U1897/IN2 (AND2X1)                                              0.0393   -0.0008 &   0.5722 f
  U1897/Q (AND2X1)                                                0.1493    0.1230 @   0.6952 f
  io_cmd_o[77] (net)                            4      42.5956              0.0000     0.6952 f
  io_cmd_o[77] (out)                                              0.1493   -0.0357 @   0.6595 f
  data arrival time                                                                    0.6595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7595


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0399    0.2083     0.5729 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       6.7652              0.0000     0.5729 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[80] (net)                     6.7652              0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 f
  fifo_lo[120] (net)                                    6.7652              0.0000     0.5729 f
  U1903/IN2 (AND2X1)                                              0.0399    0.0001 &   0.5730 f
  U1903/Q (AND2X1)                                                0.1457    0.1242 @   0.6971 f
  io_cmd_o[80] (net)                            4      43.1111              0.0000     0.6971 f
  io_cmd_o[80] (out)                                              0.1458   -0.0370 @   0.6601 f
  data arrival time                                                                    0.6601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7601


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0791    0.2100     0.5746 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.9403              0.0000     0.5746 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5746 r
  fifo_1__mem_fifo/data_o[85] (net)                    19.9403              0.0000     0.5746 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5746 r
  fifo_lo[125] (net)                                   19.9403              0.0000     0.5746 r
  U1913/IN2 (AND2X1)                                              0.0791   -0.0042 &   0.5704 r
  U1913/Q (AND2X1)                                                0.1117    0.1033 @   0.6738 r
  io_cmd_o[85] (net)                            4      31.5255              0.0000     0.6738 r
  io_cmd_o[85] (out)                                              0.1118   -0.0134 @   0.6604 r
  data arrival time                                                                    0.6604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7604


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1654    0.0000     0.3678 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0427    0.2103     0.5781 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       7.9981              0.0000     0.5781 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[75] (net)                     7.9981              0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5781 f
  fifo_lo[115] (net)                                    7.9981              0.0000     0.5781 f
  U1893/IN2 (AND2X1)                                              0.0427   -0.0025 &   0.5756 f
  U1893/Q (AND2X1)                                                0.1255    0.1140 @   0.6896 f
  io_cmd_o[75] (net)                            4      36.2974              0.0000     0.6896 f
  io_cmd_o[75] (out)                                              0.1256   -0.0286 @   0.6610 f
  data arrival time                                                                    0.6610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1658    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0510    0.1950     0.5665 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.2366              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[79] (net)                     9.2366              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5665 r
  fifo_lo[119] (net)                                    9.2366              0.0000     0.5665 r
  U1901/IN2 (AND2X1)                                              0.0510   -0.0017 &   0.5648 r
  U1901/Q (AND2X1)                                                0.1747    0.1228 @   0.6876 r
  io_cmd_o[79] (net)                            4      50.7145              0.0000     0.6876 r
  io_cmd_o[79] (out)                                              0.1754   -0.0265 @   0.6611 r
  data arrival time                                                                    0.6611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0392    0.2071     0.5706 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       6.4605              0.0000     0.5706 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5706 f
  fifo_1__mem_fifo/data_o[99] (net)                     6.4605              0.0000     0.5706 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5706 f
  fifo_lo[139] (net)                                    6.4605              0.0000     0.5706 f
  U1941/IN2 (AND2X1)                                              0.0392   -0.0004 &   0.5702 f
  U1941/Q (AND2X1)                                                0.1303    0.1157 @   0.6859 f
  io_cmd_o[99] (net)                            4      37.8884              0.0000     0.6859 f
  io_cmd_o[99] (out)                                              0.1303   -0.0247 @   0.6612 f
  data arrival time                                                                    0.6612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7612


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0452    0.2101     0.5617 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       9.0785              0.0000     0.5617 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5617 f
  fifo_0__mem_fifo/data_o[13] (net)                     9.0785              0.0000     0.5617 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5617 f
  fifo_lo[11] (net)                                     9.0785              0.0000     0.5617 f
  U1782/IN1 (MUX21X1)                                             0.0452   -0.0035 &   0.5582 f
  U1782/Q (MUX21X1)                                               0.2866    0.1953 @   0.7535 f
  io_cmd_o[13] (net)                            4      87.3253              0.0000     0.7535 f
  io_cmd_o[13] (out)                                              0.2866   -0.0922 @   0.6613 f
  data arrival time                                                                    0.6613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7613


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1664    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0904    0.2157     0.5806 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      24.1989              0.0000     0.5806 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[119] (net)                   24.1989              0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5806 r
  fifo_lo[159] (net)                                   24.1989              0.0000     0.5806 r
  U1981/IN2 (AND2X1)                                              0.0904   -0.0059 &   0.5747 r
  U1981/Q (AND2X1)                                                0.1145    0.1059 @   0.6806 r
  io_cmd_o[119] (net)                           4      32.3617              0.0000     0.6806 r
  io_cmd_o[119] (out)                                             0.1145   -0.0190 @   0.6616 r
  data arrival time                                                                    0.6616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7616


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1658    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0519    0.1954     0.5674 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.5726              0.0000     0.5674 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[104] (net)                    9.5726              0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5674 r
  fifo_lo[144] (net)                                    9.5726              0.0000     0.5674 r
  U1951/IN2 (AND2X1)                                              0.0519    0.0002 &   0.5677 r
  U1951/Q (AND2X1)                                                0.1232    0.1055 @   0.6732 r
  io_cmd_o[104] (net)                           4      35.8341              0.0000     0.6732 r
  io_cmd_o[104] (out)                                             0.1233   -0.0114 @   0.6618 r
  data arrival time                                                                    0.6618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7618


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0386    0.1873     0.5532 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       4.6524              0.0000     0.5532 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[60] (net)                     4.6524              0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5532 r
  fifo_lo[100] (net)                                    4.6524              0.0000     0.5532 r
  U1863/IN2 (AND2X1)                                              0.0386    0.0000 &   0.5532 r
  U1863/Q (AND2X1)                                                0.1881    0.1314 @   0.6846 r
  io_cmd_o[60] (net)                            4      56.5697              0.0000     0.6846 r
  io_cmd_o[60] (out)                                              0.1882   -0.0227 @   0.6619 r
  data arrival time                                                                    0.6619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7619


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0515    0.2164     0.5822 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.8931              0.0000     0.5822 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.8931              0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 f
  fifo_lo[161] (net)                                   11.8931              0.0000     0.5822 f
  U1985/IN2 (AND2X1)                                              0.0515   -0.0008 &   0.5814 f
  U1985/Q (AND2X1)                                                0.2176    0.1618 @   0.7432 f
  io_cmd_o[121] (net)                           4      64.9633              0.0000     0.7432 f
  io_cmd_o[121] (out)                                             0.2176   -0.0809 @   0.6623 f
  data arrival time                                                                    0.6623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7623


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0378    0.2065     0.5724 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.8576              0.0000     0.5724 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5724 f
  fifo_1__mem_fifo/data_o[88] (net)                     5.8576              0.0000     0.5724 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5724 f
  fifo_lo[128] (net)                                    5.8576              0.0000     0.5724 f
  U1919/IN2 (AND2X1)                                              0.0378    0.0001 &   0.5725 f
  U1919/Q (AND2X1)                                                0.2075    0.1525 @   0.7250 f
  io_cmd_o[88] (net)                            4      61.3094              0.0000     0.7250 f
  io_cmd_o[88] (out)                                              0.2075   -0.0625 @   0.6625 f
  data arrival time                                                                    0.6625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7625


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1658    0.0000     0.3711 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0464    0.1924     0.5635 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.4607              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[112] (net)                    7.4607              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[152] (net)                                    7.4607              0.0000     0.5635 r
  U1967/IN2 (AND2X1)                                              0.0464   -0.0016 &   0.5619 r
  U1967/Q (AND2X1)                                                0.1300    0.1080 @   0.6699 r
  io_cmd_o[112] (net)                           4      38.2860              0.0000     0.6699 r
  io_cmd_o[112] (out)                                             0.1301   -0.0050 @   0.6649 r
  data arrival time                                                                    0.6649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7649


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1664    0.0000     0.3661 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0492    0.2148     0.5809 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      10.8802              0.0000     0.5809 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5809 f
  fifo_1__mem_fifo/data_o[107] (net)                   10.8802              0.0000     0.5809 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5809 f
  fifo_lo[147] (net)                                   10.8802              0.0000     0.5809 f
  U1957/IN2 (AND2X1)                                              0.0492    0.0003 &   0.5811 f
  U1957/Q (AND2X1)                                                0.1846    0.1419 @   0.7231 f
  io_cmd_o[107] (net)                           4      53.2529              0.0000     0.7231 f
  io_cmd_o[107] (out)                                             0.1846   -0.0582 @   0.6649 f
  data arrival time                                                                    0.6649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7649


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0412    0.1871     0.5382 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       5.5668              0.0000     0.5382 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5382 r
  fifo_0__mem_fifo/data_o[18] (net)                     5.5668              0.0000     0.5382 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5382 r
  fifo_lo[16] (net)                                     5.5668              0.0000     0.5382 r
  U1792/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5383 r
  U1792/Q (MUX21X1)                                               0.3449    0.2022 @   0.7405 r
  io_cmd_o[18] (net)                            4     103.6123              0.0000     0.7405 r
  io_cmd_o[18] (out)                                              0.3449   -0.0740 @   0.6665 r
  data arrival time                                                                    0.6665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7665


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0457    0.1920     0.5579 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       7.2330              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[73] (net)                     7.2330              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[113] (net)                                    7.2330              0.0000     0.5579 r
  U1889/IN2 (AND2X1)                                              0.0457   -0.0012 &   0.5567 r
  U1889/Q (AND2X1)                                                0.2213    0.1456 @   0.7023 r
  io_cmd_o[73] (net)                            4      67.0494              0.0000     0.7023 r
  io_cmd_o[73] (out)                                              0.2216   -0.0341 @   0.6682 r
  data arrival time                                                                    0.6682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7682


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0391    0.2076     0.5755 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.4382              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[64] (net)                     6.4382              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 f
  fifo_lo[104] (net)                                    6.4382              0.0000     0.5755 f
  U1871/IN2 (AND2X1)                                              0.0391    0.0001 &   0.5755 f
  U1871/Q (AND2X1)                                                0.1251    0.1129 @   0.6884 f
  io_cmd_o[64] (net)                            4      36.1599              0.0000     0.6884 f
  io_cmd_o[64] (out)                                              0.1252   -0.0198 @   0.6686 f
  data arrival time                                                                    0.6686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7686


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0455    0.2116     0.5752 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       9.2066              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[108] (net)                    9.2066              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5752 f
  fifo_lo[148] (net)                                    9.2066              0.0000     0.5752 f
  U1959/IN2 (AND2X1)                                              0.0455   -0.0006 &   0.5746 f
  U1959/Q (AND2X1)                                                0.1214    0.1124 @   0.6870 f
  io_cmd_o[108] (net)                           4      34.8958              0.0000     0.6870 f
  io_cmd_o[108] (out)                                             0.1214   -0.0174 @   0.6696 f
  data arrival time                                                                    0.6696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7696


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0420    0.2093     0.5728 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       7.6874              0.0000     0.5728 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5728 f
  fifo_1__mem_fifo/data_o[105] (net)                    7.6874              0.0000     0.5728 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5728 f
  fifo_lo[145] (net)                                    7.6874              0.0000     0.5728 f
  U1953/IN2 (AND2X1)                                              0.0420    0.0001 &   0.5729 f
  U1953/Q (AND2X1)                                                0.1196    0.1106 @   0.6835 f
  io_cmd_o[105] (net)                           4      34.3059              0.0000     0.6835 f
  io_cmd_o[105] (out)                                             0.1196   -0.0135 @   0.6701 f
  data arrival time                                                                    0.6701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7701


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0459    0.1920     0.5594 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.3038              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[76] (net)                     7.3038              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5594 r
  fifo_lo[116] (net)                                    7.3038              0.0000     0.5594 r
  U1895/IN2 (AND2X1)                                              0.0459   -0.0017 &   0.5577 r
  U1895/Q (AND2X1)                                                0.2010    0.1344 @   0.6920 r
  io_cmd_o[76] (net)                            4      60.1160              0.0000     0.6920 r
  io_cmd_o[76] (out)                                              0.2010   -0.0218 @   0.6703 r
  data arrival time                                                                    0.6703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7703


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0622    0.2013     0.5654 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.5322              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.5322              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[136] (net)                                   13.5322              0.0000     0.5654 r
  U1935/IN2 (AND2X1)                                              0.0622   -0.0036 &   0.5618 r
  U1935/Q (AND2X1)                                                0.1912    0.1358 @   0.6976 r
  io_cmd_o[96] (net)                            4      57.5987              0.0000     0.6976 r
  io_cmd_o[96] (out)                                              0.1918   -0.0267 @   0.6709 r
  data arrival time                                                                    0.6709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7709


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0530    0.1955     0.5594 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       9.9936              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[102] (net)                    9.9936              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5594 r
  fifo_lo[142] (net)                                    9.9936              0.0000     0.5594 r
  U1947/IN2 (AND2X1)                                              0.0530   -0.0015 &   0.5578 r
  U1947/Q (AND2X1)                                                0.1868    0.1273 @   0.6852 r
  io_cmd_o[102] (net)                           4      54.3683              0.0000     0.6852 r
  io_cmd_o[102] (out)                                             0.1876   -0.0126 @   0.6725 r
  data arrival time                                                                    0.6725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7725


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1657    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0445    0.2116     0.5815 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.7920              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[87] (net)                     8.7920              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 f
  fifo_lo[127] (net)                                    8.7920              0.0000     0.5815 f
  U1917/IN2 (AND2X1)                                              0.0445    0.0001 &   0.5815 f
  U1917/Q (AND2X1)                                                0.1192    0.1110 @   0.6925 f
  io_cmd_o[87] (net)                            4      34.1533              0.0000     0.6925 f
  io_cmd_o[87] (out)                                              0.1192   -0.0197 @   0.6728 f
  data arrival time                                                                    0.6728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1658    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0512    0.1951     0.5658 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       9.3183              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[86] (net)                     9.3183              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[126] (net)                                    9.3183              0.0000     0.5658 r
  U1915/IN2 (AND2X1)                                              0.0512   -0.0011 &   0.5647 r
  U1915/Q (AND2X1)                                                0.1281    0.1078 @   0.6725 r
  io_cmd_o[86] (net)                            4      37.6337              0.0000     0.6725 r
  io_cmd_o[86] (out)                                              0.1282    0.0013 @   0.6737 r
  data arrival time                                                                    0.6737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0489    0.1933     0.5568 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.4399              0.0000     0.5568 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[83] (net)                     8.4399              0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5568 r
  fifo_lo[123] (net)                                    8.4399              0.0000     0.5568 r
  U1909/IN2 (AND2X1)                                              0.0489   -0.0006 &   0.5562 r
  U1909/Q (AND2X1)                                                0.1517    0.1132 @   0.6694 r
  io_cmd_o[83] (net)                            4      43.3047              0.0000     0.6694 r
  io_cmd_o[83] (out)                                              0.1520    0.0052 @   0.6746 r
  data arrival time                                                                    0.6746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7746


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1441    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0486    0.1918     0.5431 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       8.2803              0.0000     0.5431 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 r
  fifo_0__mem_fifo/data_o[19] (net)                     8.2803              0.0000     0.5431 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 r
  fifo_lo[17] (net)                                     8.2803              0.0000     0.5431 r
  U1794/IN1 (MUX21X1)                                             0.0486   -0.0015 &   0.5415 r
  U1794/Q (MUX21X1)                                               0.3013    0.1880 @   0.7295 r
  io_cmd_o[19] (net)                            4      89.8740              0.0000     0.7295 r
  io_cmd_o[19] (out)                                              0.3013   -0.0542 @   0.6753 r
  data arrival time                                                                    0.6753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7753


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0583    0.1991     0.5650 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      12.0387              0.0000     0.5650 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[89] (net)                    12.0387              0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5650 r
  fifo_lo[129] (net)                                   12.0387              0.0000     0.5650 r
  U1921/IN2 (AND2X1)                                              0.0583   -0.0035 &   0.5615 r
  U1921/Q (AND2X1)                                                0.1762    0.1275 @   0.6890 r
  io_cmd_o[89] (net)                            4      51.9784              0.0000     0.6890 r
  io_cmd_o[89] (out)                                              0.1764   -0.0132 @   0.6758 r
  data arrival time                                                                    0.6758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7758


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0528    0.1941     0.5461 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       9.9075              0.0000     0.5461 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5461 r
  fifo_1__mem_fifo/data_o[18] (net)                     9.9075              0.0000     0.5461 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5461 r
  fifo_lo[65] (net)                                     9.9075              0.0000     0.5461 r
  U1792/IN2 (MUX21X1)                                             0.0528   -0.0030 &   0.5431 r
  U1792/Q (MUX21X1)                                               0.3449    0.2067 @   0.7499 r
  io_cmd_o[18] (net)                            4     103.6123              0.0000     0.7499 r
  io_cmd_o[18] (out)                                              0.3449   -0.0740 @   0.6759 r
  data arrival time                                                                    0.6759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1175    0.2264 @   0.5916 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      32.7303              0.0000     0.5916 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5916 r
  fifo_1__mem_fifo/data_o[115] (net)                   32.7303              0.0000     0.5916 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5916 r
  fifo_lo[155] (net)                                   32.7303              0.0000     0.5916 r
  U1973/IN2 (AND2X1)                                              0.1176   -0.0183 @   0.5733 r
  U1973/Q (AND2X1)                                                0.1364    0.1194 @   0.6927 r
  io_cmd_o[115] (net)                           4      40.0046              0.0000     0.6927 r
  io_cmd_o[115] (out)                                             0.1365   -0.0159 @   0.6768 r
  data arrival time                                                                    0.6768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7768


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.1210    0.2275 @   0.5927 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      33.7052              0.0000     0.5927 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5927 r
  fifo_1__mem_fifo/data_o[118] (net)                   33.7052              0.0000     0.5927 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5927 r
  fifo_lo[158] (net)                                   33.7052              0.0000     0.5927 r
  U1979/IN2 (AND2X1)                                              0.1212   -0.0190 @   0.5738 r
  U1979/Q (AND2X1)                                                0.1436    0.1233 @   0.6971 r
  io_cmd_o[118] (net)                           4      42.5724              0.0000     0.6971 r
  io_cmd_o[118] (out)                                             0.1437   -0.0201 @   0.6770 r
  data arrival time                                                                    0.6770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7770


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0484    0.1935     0.5639 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       8.2565              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[92] (net)                     8.2565              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5639 r
  fifo_lo[132] (net)                                    8.2565              0.0000     0.5639 r
  U1927/IN2 (AND2X1)                                              0.0484    0.0001 &   0.5640 r
  U1927/Q (AND2X1)                                                0.1825    0.1254 @   0.6894 r
  io_cmd_o[92] (net)                            4      53.1547              0.0000     0.6894 r
  io_cmd_o[92] (out)                                              0.1833   -0.0123 @   0.6771 r
  data arrival time                                                                    0.6771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7771


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1664    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0511    0.1951     0.5609 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.2741              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.2741              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[103] (net)                                    9.2741              0.0000     0.5609 r
  U1869/IN2 (AND2X1)                                              0.0511    0.0002 &   0.5611 r
  U1869/Q (AND2X1)                                                0.1646    0.1213 @   0.6824 r
  io_cmd_o[63] (net)                            4      48.0747              0.0000     0.6824 r
  io_cmd_o[63] (out)                                              0.1648   -0.0052 @   0.6772 r
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1664    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0349    0.2042     0.5691 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       4.6206              0.0000     0.5691 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5691 f
  fifo_1__mem_fifo/data_o[98] (net)                     4.6206              0.0000     0.5691 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5691 f
  fifo_lo[138] (net)                                    4.6206              0.0000     0.5691 f
  U1939/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5692 f
  U1939/Q (AND2X1)                                                0.1663    0.1292 @   0.6984 f
  io_cmd_o[98] (net)                            4      47.3695              0.0000     0.6984 f
  io_cmd_o[98] (out)                                              0.1663   -0.0203 @   0.6781 f
  data arrival time                                                                    0.6781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7781


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0487    0.1937     0.5641 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.3619              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.3619              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[153] (net)                                    8.3619              0.0000     0.5641 r
  U1969/IN2 (AND2X1)                                              0.0487   -0.0005 &   0.5635 r
  U1969/Q (AND2X1)                                                0.1452    0.1095 @   0.6731 r
  io_cmd_o[113] (net)                           4      40.7442              0.0000     0.6731 r
  io_cmd_o[113] (out)                                             0.1457    0.0051 @   0.6782 r
  data arrival time                                                                    0.6782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1658    0.0000     0.3722 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0513    0.1951     0.5673 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.3601              0.0000     0.5673 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5673 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.3601              0.0000     0.5673 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5673 r
  fifo_lo[150] (net)                                    9.3601              0.0000     0.5673 r
  U1963/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5675 r
  U1963/Q (AND2X1)                                                0.1937    0.1322 @   0.6997 r
  io_cmd_o[110] (net)                           4      57.7388              0.0000     0.6997 r
  io_cmd_o[110] (out)                                             0.1937   -0.0200 @   0.6797 r
  data arrival time                                                                    0.6797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7797


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1657    0.0000     0.3702 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0384    0.2070     0.5772 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       6.1405              0.0000     0.5772 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[82] (net)                     6.1405              0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5772 f
  fifo_lo[122] (net)                                    6.1405              0.0000     0.5772 f
  U1907/IN2 (AND2X1)                                              0.0384   -0.0009 &   0.5764 f
  U1907/Q (AND2X1)                                                0.2014    0.1463 @   0.7227 f
  io_cmd_o[82] (net)                            4      58.8951              0.0000     0.7227 f
  io_cmd_o[82] (out)                                              0.2014   -0.0429 @   0.6798 f
  data arrival time                                                                    0.6798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7798


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2425    0.0000     0.3867 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.2108    0.2704 @   0.6571 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      62.8966              0.0000     0.6571 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[54] (net)                    62.8966              0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6571 r
  fifo_lo[97] (net)                                    62.8966              0.0000     0.6571 r
  U1856/IN2 (AND2X1)                                              0.2108   -0.0432 @   0.6139 r
  U1856/Q (AND2X1)                                                0.2104    0.1568 @   0.7707 r
  io_cmd_o[54] (net)                            4      61.3625              0.0000     0.7707 r
  io_cmd_o[54] (out)                                              0.2109   -0.0908 @   0.6799 r
  data arrival time                                                                    0.6799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0419    0.2099     0.5745 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       7.6432              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[71] (net)                     7.6432              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[111] (net)                                    7.6432              0.0000     0.5745 f
  U1885/IN2 (AND2X1)                                              0.0419    0.0001 &   0.5746 f
  U1885/Q (AND2X1)                                                0.1375    0.1202 @   0.6948 f
  io_cmd_o[71] (net)                            4      40.3483              0.0000     0.6948 f
  io_cmd_o[71] (out)                                              0.1376   -0.0143 @   0.6805 f
  data arrival time                                                                    0.6805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7805


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0646    0.2007     0.5527 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      14.4531              0.0000     0.5527 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5527 r
  fifo_0__mem_fifo/data_o[33] (net)                    14.4531              0.0000     0.5527 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5527 r
  fifo_lo[31] (net)                                    14.4531              0.0000     0.5527 r
  U1822/IN1 (MUX21X1)                                             0.0646   -0.0046 &   0.5481 r
  U1822/Q (MUX21X1)                                               0.3084    0.1941 @   0.7422 r
  io_cmd_o[33] (net)                            4      92.1132              0.0000     0.7422 r
  io_cmd_o[33] (out)                                              0.3084   -0.0615 @   0.6807 r
  data arrival time                                                                    0.6807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7807


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2466    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0446    0.1978     0.5869 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2       6.8842              0.0000     0.5869 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[13] (net)                     6.8842              0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5869 r
  fifo_lo[60] (net)                                     6.8842              0.0000     0.5869 r
  U1782/IN2 (MUX21X1)                                             0.0446    0.0000 &   0.5869 r
  U1782/Q (MUX21X1)                                               0.2949    0.1872 @   0.7742 r
  io_cmd_o[13] (net)                            4      88.0710              0.0000     0.7742 r
  io_cmd_o[13] (out)                                              0.2949   -0.0902 @   0.6840 r
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7840


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0422    0.1891     0.5525 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.9523              0.0000     0.5525 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5525 r
  fifo_1__mem_fifo/data_o[90] (net)                     5.9523              0.0000     0.5525 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5525 r
  fifo_lo[130] (net)                                    5.9523              0.0000     0.5525 r
  U1923/IN2 (AND2X1)                                              0.0422    0.0000 &   0.5526 r
  U1923/Q (AND2X1)                                                0.2083    0.1358 @   0.6884 r
  io_cmd_o[90] (net)                            4      61.8105              0.0000     0.6884 r
  io_cmd_o[90] (out)                                              0.2092   -0.0041 @   0.6843 r
  data arrival time                                                                    0.6843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7843


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0689    0.2276     0.5922 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.6226              0.0000     0.5922 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5922 f
  fifo_1__mem_fifo/data_o[85] (net)                    19.6226              0.0000     0.5922 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5922 f
  fifo_lo[125] (net)                                   19.6226              0.0000     0.5922 f
  U1913/IN2 (AND2X1)                                              0.0689   -0.0048 &   0.5873 f
  U1913/Q (AND2X1)                                                0.1094    0.1110 @   0.6983 f
  io_cmd_o[85] (net)                            4      30.7797              0.0000     0.6983 f
  io_cmd_o[85] (out)                                              0.1095   -0.0138 @   0.6846 f
  data arrival time                                                                    0.6846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7846


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0498    0.1943     0.5646 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       8.7746              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[97] (net)                     8.7746              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[137] (net)                                    8.7746              0.0000     0.5646 r
  U1937/IN2 (AND2X1)                                              0.0498   -0.0018 &   0.5629 r
  U1937/Q (AND2X1)                                                0.1996    0.1343 @   0.6972 r
  io_cmd_o[97] (net)                            4      59.6449              0.0000     0.6972 r
  io_cmd_o[97] (out)                                              0.1996   -0.0124 @   0.6847 r
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7847


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1658    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0456    0.2123     0.5843 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.2548              0.0000     0.5843 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[104] (net)                    9.2548              0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5843 f
  fifo_lo[144] (net)                                    9.2548              0.0000     0.5843 f
  U1951/IN2 (AND2X1)                                              0.0456    0.0002 &   0.5845 f
  U1951/Q (AND2X1)                                                0.1220    0.1127 @   0.6972 f
  io_cmd_o[104] (net)                           4      35.0884              0.0000     0.6972 f
  io_cmd_o[104] (out)                                             0.1220   -0.0122 @   0.6849 f
  data arrival time                                                                    0.6849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7849


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1664    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0413    0.1890     0.5535 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.6236              0.0000     0.5535 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[95] (net)                     5.6236              0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5535 r
  fifo_lo[135] (net)                                    5.6236              0.0000     0.5535 r
  U1933/IN2 (AND2X1)                                              0.0413    0.0000 &   0.5536 r
  U1933/Q (AND2X1)                                                0.1710    0.1264     0.6800 r
  io_cmd_o[95] (net)                            4      52.2335              0.0000     0.6800 r
  U1934/INP (NBUFFX2)                                             0.1710   -0.0621 &   0.6179 r
  U1934/Z (NBUFFX2)                                               0.0314    0.0736     0.6915 r
  mem_cmd_o[95] (net)                           1       2.0086              0.0000     0.6915 r
  mem_cmd_o[95] (out)                                             0.0314   -0.0061 &   0.6854 r
  data arrival time                                                                    0.6854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7854


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1658    0.0000     0.3713 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0478    0.1932     0.5644 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.0236              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.0236              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5644 r
  fifo_lo[99] (net)                                     8.0236              0.0000     0.5644 r
  U1861/IN2 (AND2X1)                                              0.0478   -0.0018 &   0.5627 r
  U1861/Q (AND2X1)                                                0.1636    0.1177 @   0.6804 r
  io_cmd_o[59] (net)                            4      47.1298              0.0000     0.6804 r
  io_cmd_o[59] (out)                                              0.1641    0.0055 @   0.6859 r
  data arrival time                                                                    0.6859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7859


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1657    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0420    0.1895     0.5595 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.8787              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[67] (net)                     5.8787              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[107] (net)                                    5.8787              0.0000     0.5595 r
  U1877/IN2 (AND2X1)                                              0.0420    0.0000 &   0.5596 r
  U1877/Q (AND2X1)                                                0.1711    0.1200 @   0.6796 r
  io_cmd_o[67] (net)                            4      49.4869              0.0000     0.6796 r
  io_cmd_o[67] (out)                                              0.1718    0.0069 @   0.6864 r
  data arrival time                                                                    0.6864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7864


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0542    0.1967     0.5671 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      10.4420              0.0000     0.5671 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[109] (net)                   10.4420              0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5671 r
  fifo_lo[149] (net)                                   10.4420              0.0000     0.5671 r
  U1961/IN2 (AND2X1)                                              0.0542    0.0002 &   0.5673 r
  U1961/Q (AND2X1)                                                0.1917    0.1316 @   0.6988 r
  io_cmd_o[109] (net)                           4      57.0260              0.0000     0.6988 r
  io_cmd_o[109] (out)                                             0.1917   -0.0120 @   0.6869 r
  data arrival time                                                                    0.6869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1664    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0785    0.2335     0.5984 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      23.8811              0.0000     0.5984 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5984 f
  fifo_1__mem_fifo/data_o[119] (net)                   23.8811              0.0000     0.5984 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5984 f
  fifo_lo[159] (net)                                   23.8811              0.0000     0.5984 f
  U1981/IN2 (AND2X1)                                              0.0785   -0.0047 &   0.5937 f
  U1981/Q (AND2X1)                                                0.1123    0.1141 @   0.7078 f
  io_cmd_o[119] (net)                           4      31.6160              0.0000     0.7078 f
  io_cmd_o[119] (out)                                             0.1123   -0.0208 @   0.6870 f
  data arrival time                                                                    0.6870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7870


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0447    0.1913     0.5566 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.8482              0.0000     0.5566 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.8482              0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5566 r
  fifo_lo[124] (net)                                    6.8482              0.0000     0.5566 r
  U1911/IN2 (AND2X1)                                              0.0447    0.0000 &   0.5566 r
  U1911/Q (AND2X1)                                                0.1802    0.1283 @   0.6849 r
  io_cmd_o[84] (net)                            4      53.7240              0.0000     0.6849 r
  io_cmd_o[84] (out)                                              0.1804    0.0022 @   0.6871 r
  data arrival time                                                                    0.6871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7871


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1658    0.0000     0.3711 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0408    0.2089     0.5800 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.1430              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[112] (net)                    7.1430              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5800 f
  fifo_lo[152] (net)                                    7.1430              0.0000     0.5800 f
  U1967/IN2 (AND2X1)                                              0.0408   -0.0014 &   0.5786 f
  U1967/Q (AND2X1)                                                0.1292    0.1155 @   0.6941 f
  io_cmd_o[112] (net)                           4      37.5403              0.0000     0.6941 f
  io_cmd_o[112] (out)                                             0.1292   -0.0058 @   0.6883 f
  data arrival time                                                                    0.6883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0342    0.2037     0.5696 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       4.3346              0.0000     0.5696 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 f
  fifo_1__mem_fifo/data_o[60] (net)                     4.3346              0.0000     0.5696 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 f
  fifo_lo[100] (net)                                    4.3346              0.0000     0.5696 f
  U1863/IN2 (AND2X1)                                              0.0342    0.0000 &   0.5697 f
  U1863/Q (AND2X1)                                                0.1883    0.1433 @   0.7130 f
  io_cmd_o[60] (net)                            4      55.8240              0.0000     0.7130 f
  io_cmd_o[60] (out)                                              0.1883   -0.0245 @   0.6885 f
  data arrival time                                                                    0.6885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7885


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1658    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0434    0.1904     0.5618 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.4026              0.0000     0.5618 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5618 r
  fifo_1__mem_fifo/data_o[68] (net)                     6.4026              0.0000     0.5618 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5618 r
  fifo_lo[108] (net)                                    6.4026              0.0000     0.5618 r
  U1879/IN2 (AND2X1)                                              0.0434   -0.0006 &   0.5613 r
  U1879/Q (AND2X1)                                                0.1745    0.1215 @   0.6827 r
  io_cmd_o[68] (net)                            4      50.5592              0.0000     0.6827 r
  io_cmd_o[68] (out)                                              0.1752    0.0060 @   0.6888 r
  data arrival time                                                                    0.6888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7888


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0559    0.2174     0.5694 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      13.8273              0.0000     0.5694 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5694 f
  fifo_0__mem_fifo/data_o[33] (net)                    13.8273              0.0000     0.5694 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5694 f
  fifo_lo[31] (net)                                    13.8273              0.0000     0.5694 f
  U1822/IN1 (MUX21X1)                                             0.0559   -0.0043 &   0.5650 f
  U1822/Q (MUX21X1)                                               0.2995    0.2023 @   0.7673 f
  io_cmd_o[33] (net)                            4      91.3674              0.0000     0.7673 f
  io_cmd_o[33] (out)                                              0.2995   -0.0782 @   0.6891 f
  data arrival time                                                                    0.6891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7891


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1658    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0448    0.2118     0.5833 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.9189              0.0000     0.5833 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.9189              0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5833 f
  fifo_lo[119] (net)                                    8.9189              0.0000     0.5833 f
  U1901/IN2 (AND2X1)                                              0.0448   -0.0015 &   0.5818 f
  U1901/Q (AND2X1)                                                0.1743    0.1357 @   0.7175 f
  io_cmd_o[79] (net)                            4      49.9688              0.0000     0.7175 f
  io_cmd_o[79] (out)                                              0.1743   -0.0277 @   0.6898 f
  data arrival time                                                                    0.6898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7898


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0379    0.1868     0.5520 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       4.4072              0.0000     0.5520 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5520 r
  fifo_1__mem_fifo/data_o[70] (net)                     4.4072              0.0000     0.5520 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5520 r
  fifo_lo[110] (net)                                    4.4072              0.0000     0.5520 r
  U1883/IN2 (AND2X1)                                              0.0379    0.0000 &   0.5521 r
  U1883/Q (AND2X1)                                                0.1522    0.1174 @   0.6694 r
  io_cmd_o[70] (net)                            4      46.0853              0.0000     0.6694 r
  U1884/INP (NBUFFX2)                                             0.1522   -0.0461 @   0.6233 r
  U1884/Z (NBUFFX2)                                               0.0417    0.0797     0.7030 r
  mem_cmd_o[70] (net)                           1      10.5705              0.0000     0.7030 r
  mem_cmd_o[70] (out)                                             0.0417   -0.0126 &   0.6904 r
  data arrival time                                                                    0.6904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7904


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1654    0.0000     0.3677 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0445    0.1911     0.5588 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.7857              0.0000     0.5588 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5588 r
  fifo_1__mem_fifo/data_o[58] (net)                     6.7857              0.0000     0.5588 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5588 r
  fifo_lo[98] (net)                                     6.7857              0.0000     0.5588 r
  U1858/IN2 (AND2X1)                                              0.0445   -0.0015 &   0.5574 r
  U1858/Q (AND2X1)                                                0.1884    0.1294 @   0.6868 r
  io_cmd_o[58] (net)                            4      56.1257              0.0000     0.6868 r
  io_cmd_o[58] (out)                                              0.1884    0.0042 @   0.6909 r
  data arrival time                                                                    0.6909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0490    0.1938     0.5642 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.4529              0.0000     0.5642 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.4529              0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5642 r
  fifo_lo[141] (net)                                    8.4529              0.0000     0.5642 r
  U1945/IN2 (AND2X1)                                              0.0490    0.0001 &   0.5643 r
  U1945/Q (AND2X1)                                                0.2045    0.1360 @   0.7003 r
  io_cmd_o[101] (net)                           4      61.1819              0.0000     0.7003 r
  io_cmd_o[101] (out)                                             0.2045   -0.0091 @   0.6913 r
  data arrival time                                                                    0.6913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7913


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0436    0.1905     0.5608 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       6.4625              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[91] (net)                     6.4625              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[131] (net)                                    6.4625              0.0000     0.5608 r
  U1925/IN2 (AND2X1)                                              0.0436   -0.0017 &   0.5591 r
  U1925/Q (AND2X1)                                                0.1945    0.1295 @   0.6886 r
  io_cmd_o[91] (net)                            4      56.9720              0.0000     0.6886 r
  io_cmd_o[91] (out)                                              0.1954    0.0028 @   0.6914 r
  data arrival time                                                                    0.6914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7914


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0410    0.1887     0.5566 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       5.5033              0.0000     0.5566 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[72] (net)                     5.5033              0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5566 r
  fifo_lo[112] (net)                                    5.5033              0.0000     0.5566 r
  U1887/IN2 (AND2X1)                                              0.0410   -0.0006 &   0.5560 r
  U1887/Q (AND2X1)                                                0.1413    0.1127 @   0.6687 r
  io_cmd_o[72] (net)                            4      42.2817              0.0000     0.6687 r
  U1888/INP (NBUFFX2)                                             0.1414   -0.0409 @   0.6278 r
  U1888/Z (NBUFFX2)                                               0.0381    0.0758     0.7036 r
  mem_cmd_o[72] (net)                           1       8.3212              0.0000     0.7036 r
  mem_cmd_o[72] (out)                                             0.0381   -0.0121 &   0.6915 r
  data arrival time                                                                    0.6915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7915


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0526    0.1953     0.5592 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.8303              0.0000     0.5592 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5592 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.8303              0.0000     0.5592 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5592 r
  fifo_lo[140] (net)                                    9.8303              0.0000     0.5592 r
  U1943/IN2 (AND2X1)                                              0.0526    0.0002 &   0.5594 r
  U1943/Q (AND2X1)                                                0.2424    0.1512 @   0.7107 r
  io_cmd_o[100] (net)                           4      73.3577              0.0000     0.7107 r
  io_cmd_o[100] (out)                                             0.2424   -0.0192 @   0.6915 r
  data arrival time                                                                    0.6915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7915


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1664    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0414    0.1891     0.5535 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       5.6484              0.0000     0.5535 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[61] (net)                     5.6484              0.0000     0.5535 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5535 r
  fifo_lo[101] (net)                                    5.6484              0.0000     0.5535 r
  U1865/IN2 (AND2X1)                                              0.0414    0.0000 &   0.5536 r
  U1865/Q (AND2X1)                                                0.1343    0.1094 @   0.6630 r
  io_cmd_o[61] (net)                            4      39.7941              0.0000     0.6630 r
  U1866/INP (NBUFFX2)                                             0.1343   -0.0271 @   0.6358 r
  U1866/Z (NBUFFX2)                                               0.0285    0.0678     0.7036 r
  mem_cmd_o[61] (net)                           1       1.5368              0.0000     0.7036 r
  mem_cmd_o[61] (out)                                             0.0285   -0.0113 &   0.6924 r
  data arrival time                                                                    0.6924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3639     0.3639
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1590    0.0000     0.3639 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0513    0.1945     0.5585 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.3246              0.0000     0.5585 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.3246              0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5585 r
  fifo_lo[146] (net)                                    9.3246              0.0000     0.5585 r
  U1955/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5586 r
  U1955/Q (AND2X1)                                                0.1861    0.1290 @   0.6876 r
  io_cmd_o[106] (net)                           4      55.2393              0.0000     0.6876 r
  io_cmd_o[106] (out)                                             0.1861    0.0048 @   0.6924 r
  data arrival time                                                                    0.6924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7924


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0357    0.2029     0.5540 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       4.9410              0.0000     0.5540 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5540 f
  fifo_0__mem_fifo/data_o[18] (net)                     4.9410              0.0000     0.5540 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5540 f
  fifo_lo[16] (net)                                     4.9410              0.0000     0.5540 f
  U1792/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5541 f
  U1792/Q (MUX21X1)                                               0.3354    0.2135 @   0.7675 f
  io_cmd_o[18] (net)                            4     102.8666              0.0000     0.7675 f
  io_cmd_o[18] (out)                                              0.3354   -0.0750 @   0.6926 f
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7926


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0496    0.1942     0.5584 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       8.7093              0.0000     0.5584 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[62] (net)                     8.7093              0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5584 r
  fifo_lo[102] (net)                                    8.7093              0.0000     0.5584 r
  U1867/IN2 (AND2X1)                                              0.0496    0.0000 &   0.5585 r
  U1867/Q (AND2X1)                                                0.1899    0.1281 @   0.6866 r
  io_cmd_o[62] (net)                            4      55.3732              0.0000     0.6866 r
  io_cmd_o[62] (out)                                              0.1908    0.0071 @   0.6937 r
  data arrival time                                                                    0.6937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1654    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0423    0.1897     0.5569 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       6.0056              0.0000     0.5569 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5569 r
  fifo_1__mem_fifo/data_o[78] (net)                     6.0056              0.0000     0.5569 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5569 r
  fifo_lo[118] (net)                                    6.0056              0.0000     0.5569 r
  U1899/IN2 (AND2X1)                                              0.0423    0.0001 &   0.5570 r
  U1899/Q (AND2X1)                                                0.2053    0.1364 @   0.6934 r
  io_cmd_o[78] (net)                            4      61.7953              0.0000     0.6934 r
  io_cmd_o[78] (out)                                              0.2053    0.0044 @   0.6978 r
  data arrival time                                                                    0.6978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7978


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0453    0.1917     0.5563 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.0829              0.0000     0.5563 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5563 r
  fifo_1__mem_fifo/data_o[80] (net)                     7.0829              0.0000     0.5563 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5563 r
  fifo_lo[120] (net)                                    7.0829              0.0000     0.5563 r
  U1903/IN2 (AND2X1)                                              0.0453    0.0001 &   0.5564 r
  U1903/Q (AND2X1)                                                0.1457    0.1153 @   0.6717 r
  io_cmd_o[80] (net)                            4      43.8568              0.0000     0.6717 r
  U1904/INP (NBUFFX2)                                             0.1458   -0.0380 @   0.6337 r
  U1904/Z (NBUFFX2)                                               0.0321    0.0717     0.7053 r
  mem_cmd_o[80] (net)                           1       3.6764              0.0000     0.7053 r
  mem_cmd_o[80] (out)                                             0.0321   -0.0072 &   0.6982 r
  data arrival time                                                                    0.6982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7982


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1658    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0450    0.2119     0.5826 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       9.0005              0.0000     0.5826 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[86] (net)                     9.0005              0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 f
  fifo_lo[126] (net)                                    9.0005              0.0000     0.5826 f
  U1915/IN2 (AND2X1)                                              0.0450   -0.0010 &   0.5817 f
  U1915/Q (AND2X1)                                                0.1271    0.1154 @   0.6970 f
  io_cmd_o[86] (net)                            4      36.8879              0.0000     0.6970 f
  io_cmd_o[86] (out)                                              0.1272    0.0012 @   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0402    0.2085     0.5744 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       6.9152              0.0000     0.5744 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 f
  fifo_1__mem_fifo/data_o[73] (net)                     6.9152              0.0000     0.5744 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 f
  fifo_lo[113] (net)                                    6.9152              0.0000     0.5744 f
  U1889/IN2 (AND2X1)                                              0.0402   -0.0010 &   0.5735 f
  U1889/Q (AND2X1)                                                0.2224    0.1612 @   0.7347 f
  io_cmd_o[73] (net)                            4      66.3037              0.0000     0.7347 f
  io_cmd_o[73] (out)                                              0.2224   -0.0362 @   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7985


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0404    0.2086     0.5760 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.9861              0.0000     0.5760 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.9861              0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 f
  fifo_lo[116] (net)                                    6.9861              0.0000     0.5760 f
  U1895/IN2 (AND2X1)                                              0.0404    0.0001 &   0.5760 f
  U1895/Q (AND2X1)                                                0.2033    0.1473 @   0.7233 f
  io_cmd_o[76] (net)                            4      59.3703              0.0000     0.7233 f
  io_cmd_o[76] (out)                                              0.2033   -0.0238 @   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7994


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1194    0.2294     0.5946 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      34.6187              0.0000     0.5946 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[117] (net)                   34.6187              0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5946 r
  fifo_lo[157] (net)                                   34.6187              0.0000     0.5946 r
  U1977/IN2 (AND2X1)                                              0.1194   -0.0103 &   0.5843 r
  U1977/Q (AND2X1)                                                0.1412    0.1219 @   0.7063 r
  io_cmd_o[117] (net)                           4      41.7170              0.0000     0.7063 r
  io_cmd_o[117] (out)                                             0.1413   -0.0068 @   0.6995 r
  data arrival time                                                                    0.6995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7995


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3637     0.3637
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1590    0.0000     0.3637 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0511    0.1945     0.5581 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.2683              0.0000     0.5581 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5581 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.2683              0.0000     0.5581 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5581 r
  fifo_lo[151] (net)                                    9.2683              0.0000     0.5581 r
  U1965/IN2 (AND2X1)                                              0.0511   -0.0023 &   0.5558 r
  U1965/Q (AND2X1)                                                0.1212    0.1045 @   0.6603 r
  io_cmd_o[111] (net)                           4      35.1103              0.0000     0.6603 r
  U1966/INP (NBUFFX2)                                             0.1212   -0.0312 @   0.6291 r
  U1966/Z (NBUFFX2)                                               0.0441    0.0778     0.7069 r
  mem_cmd_o[111] (net)                          1      13.7015              0.0000     0.7069 r
  mem_cmd_o[111] (out)                                            0.0441   -0.0072 &   0.6997 r
  data arrival time                                                                    0.6997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7997


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1441    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0420    0.2080     0.5593 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       7.6545              0.0000     0.5593 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5593 f
  fifo_0__mem_fifo/data_o[19] (net)                     7.6545              0.0000     0.5593 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5593 f
  fifo_lo[17] (net)                                     7.6545              0.0000     0.5593 f
  U1794/IN1 (MUX21X1)                                             0.0420   -0.0014 &   0.5579 f
  U1794/Q (MUX21X1)                                               0.2929    0.1967 @   0.7545 f
  io_cmd_o[19] (net)                            4      89.1283              0.0000     0.7545 f
  io_cmd_o[19] (out)                                              0.2929   -0.0544 @   0.7001 f
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8001


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0545    0.2184     0.5826 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.2145              0.0000     0.5826 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.2145              0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 f
  fifo_lo[136] (net)                                   13.2145              0.0000     0.5826 f
  U1935/IN2 (AND2X1)                                              0.0545   -0.0034 &   0.5792 f
  U1935/Q (AND2X1)                                                0.1914    0.1496 @   0.7289 f
  io_cmd_o[96] (net)                            4      56.8530              0.0000     0.7289 f
  io_cmd_o[96] (out)                                              0.1914   -0.0287 @   0.7002 f
  data arrival time                                                                    0.7002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8002


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0573    0.1967     0.5481 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      11.6332              0.0000     0.5481 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5481 r
  fifo_0__mem_fifo/data_o[11] (net)                    11.6332              0.0000     0.5481 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5481 r
  fifo_lo[9] (net)                                     11.6332              0.0000     0.5481 r
  U1778/IN1 (MUX21X1)                                             0.0573   -0.0060 &   0.5421 r
  U1778/Q (MUX21X1)                                               0.2913    0.1873 @   0.7294 r
  io_cmd_o[11] (net)                            4      87.0805              0.0000     0.7294 r
  io_cmd_o[11] (out)                                              0.2913   -0.0283 @   0.7011 r
  data arrival time                                                                    0.7011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8011


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0503    0.1928     0.5441 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       8.9358              0.0000     0.5441 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5441 r
  fifo_0__mem_fifo/data_o[20] (net)                     8.9358              0.0000     0.5441 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5441 r
  fifo_lo[18] (net)                                     8.9358              0.0000     0.5441 r
  U1796/IN1 (MUX21X1)                                             0.0503   -0.0041 &   0.5400 r
  U1796/Q (MUX21X1)                                               0.2891    0.1839 @   0.7239 r
  io_cmd_o[20] (net)                            4      86.0322              0.0000     0.7239 r
  io_cmd_o[20] (out)                                              0.2891   -0.0224 @   0.7015 r
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0430    0.2100     0.5735 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.1221              0.0000     0.5735 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5735 f
  fifo_1__mem_fifo/data_o[83] (net)                     8.1221              0.0000     0.5735 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5735 f
  fifo_lo[123] (net)                                    8.1221              0.0000     0.5735 f
  U1909/IN2 (AND2X1)                                              0.0430   -0.0005 &   0.5730 f
  U1909/Q (AND2X1)                                                0.1504    0.1236 @   0.6966 f
  io_cmd_o[83] (net)                            4      42.5589              0.0000     0.6966 f
  io_cmd_o[83] (out)                                              0.1504    0.0049 @   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0458    0.2105     0.5625 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       9.3189              0.0000     0.5625 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5625 f
  fifo_1__mem_fifo/data_o[18] (net)                     9.3189              0.0000     0.5625 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5625 f
  fifo_lo[65] (net)                                     9.3189              0.0000     0.5625 f
  U1792/IN2 (MUX21X1)                                             0.0458   -0.0029 &   0.5596 f
  U1792/Q (MUX21X1)                                               0.3354    0.2170 @   0.7766 f
  io_cmd_o[18] (net)                            4     102.8666              0.0000     0.7766 f
  io_cmd_o[18] (out)                                              0.3354   -0.0750 @   0.7016 f
  data arrival time                                                                    0.7016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1664    0.0000     0.3645 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0365    0.2055     0.5700 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       5.3059              0.0000     0.5700 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[95] (net)                     5.3059              0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5700 f
  fifo_lo[135] (net)                                    5.3059              0.0000     0.5700 f
  U1933/IN2 (AND2X1)                                              0.0365    0.0000 &   0.5700 f
  U1933/Q (AND2X1)                                                0.1723    0.1373     0.7073 f
  io_cmd_o[95] (net)                            4      51.4878              0.0000     0.7073 f
  U1934/INP (NBUFFX2)                                             0.1723   -0.0648 &   0.6425 f
  U1934/Z (NBUFFX2)                                               0.0281    0.0651     0.7077 f
  mem_cmd_o[95] (net)                           1       2.0086              0.0000     0.7077 f
  mem_cmd_o[95] (out)                                             0.0281   -0.0055 &   0.7022 f
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8022


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0465    0.2124     0.5762 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       9.6759              0.0000     0.5762 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[102] (net)                    9.6759              0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5762 f
  fifo_lo[142] (net)                                    9.6759              0.0000     0.5762 f
  U1947/IN2 (AND2X1)                                              0.0465   -0.0013 &   0.5749 f
  U1947/Q (AND2X1)                                                0.1868    0.1417 @   0.7167 f
  io_cmd_o[102] (net)                           4      53.6225              0.0000     0.7167 f
  io_cmd_o[102] (out)                                             0.1868   -0.0144 @   0.7023 f
  data arrival time                                                                    0.7023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8023


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0525    0.1953     0.5593 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8202              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.8202              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5593 r
  fifo_lo[143] (net)                                    9.8202              0.0000     0.5593 r
  U1949/IN2 (AND2X1)                                              0.0525   -0.0009 &   0.5584 r
  U1949/Q (AND2X1)                                                0.2054    0.1368 @   0.6952 r
  io_cmd_o[103] (net)                           4      61.2410              0.0000     0.6952 r
  io_cmd_o[103] (out)                                             0.2061    0.0076 @   0.7028 r
  data arrival time                                                                    0.7028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8028


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1664    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0449    0.2119     0.5777 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       8.9564              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[63] (net)                     8.9564              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[103] (net)                                    8.9564              0.0000     0.5777 f
  U1869/IN2 (AND2X1)                                              0.0449    0.0002 &   0.5779 f
  U1869/Q (AND2X1)                                                0.1635    0.1319 @   0.7098 f
  io_cmd_o[63] (net)                            4      47.3289              0.0000     0.7098 f
  io_cmd_o[63] (out)                                              0.1635   -0.0059 @   0.7039 f
  data arrival time                                                                    0.7039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8039


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0511    0.2161     0.5820 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.7209              0.0000     0.5820 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.7209              0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 f
  fifo_lo[129] (net)                                   11.7209              0.0000     0.5820 f
  U1921/IN2 (AND2X1)                                              0.0511   -0.0032 &   0.5788 f
  U1921/Q (AND2X1)                                                0.1754    0.1396 @   0.7184 f
  io_cmd_o[89] (net)                            4      51.2326              0.0000     0.7184 f
  io_cmd_o[89] (out)                                              0.1754   -0.0143 @   0.7041 f
  data arrival time                                                                    0.7041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0428    0.2104     0.5808 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.0441              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[113] (net)                    8.0441              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5808 f
  fifo_lo[153] (net)                                    8.0441              0.0000     0.5808 f
  U1969/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5809 f
  U1969/Q (AND2X1)                                                0.1434    0.1193 @   0.7002 f
  io_cmd_o[113] (net)                           4      39.9984              0.0000     0.7002 f
  io_cmd_o[113] (out)                                             0.1434    0.0048 @   0.7050 f
  data arrival time                                                                    0.7050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8050


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0663    0.2016     0.5532 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      15.0735              0.0000     0.5532 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5532 r
  fifo_0__mem_fifo/data_o[40] (net)                    15.0735              0.0000     0.5532 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5532 r
  fifo_lo[38] (net)                                    15.0735              0.0000     0.5532 r
  U1836/IN1 (MUX21X1)                                             0.0663   -0.0018 &   0.5513 r
  U1836/Q (MUX21X1)                                               0.3433    0.2068 @   0.7581 r
  io_cmd_o[40] (net)                            5     102.9518              0.0000     0.7581 r
  io_cmd_o[40] (out)                                              0.3433   -0.0527 @   0.7054 r
  data arrival time                                                                    0.7054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8054


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0426    0.2103     0.5806 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       7.9387              0.0000     0.5806 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5806 f
  fifo_1__mem_fifo/data_o[92] (net)                     7.9387              0.0000     0.5806 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5806 f
  fifo_lo[132] (net)                                    7.9387              0.0000     0.5806 f
  U1927/IN2 (AND2X1)                                              0.0426    0.0001 &   0.5807 f
  U1927/Q (AND2X1)                                                0.1824    0.1390 @   0.7197 f
  io_cmd_o[92] (net)                            4      52.4089              0.0000     0.7197 f
  io_cmd_o[92] (out)                                              0.1824   -0.0141 @   0.7056 f
  data arrival time                                                                    0.7056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8056


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1654    0.0000     0.3678 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0486    0.1936     0.5614 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       8.3158              0.0000     0.5614 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5614 r
  fifo_1__mem_fifo/data_o[75] (net)                     8.3158              0.0000     0.5614 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5614 r
  fifo_lo[115] (net)                                    8.3158              0.0000     0.5614 r
  U1893/IN2 (AND2X1)                                              0.0486   -0.0031 &   0.5583 r
  U1893/Q (AND2X1)                                                0.1266    0.1067 @   0.6650 r
  io_cmd_o[75] (net)                            4      37.0432              0.0000     0.6650 r
  U1894/INP (NBUFFX2)                                             0.1266   -0.0307 @   0.6343 r
  U1894/Z (NBUFFX2)                                               0.0404    0.0759     0.7102 r
  mem_cmd_o[75] (net)                           1      10.6761              0.0000     0.7102 r
  mem_cmd_o[75] (out)                                             0.0404   -0.0037 &   0.7064 r
  data arrival time                                                                    0.7064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2466    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0386    0.2141     0.6032 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2       6.2956              0.0000     0.6032 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6032 f
  fifo_1__mem_fifo/data_o[13] (net)                     6.2956              0.0000     0.6032 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6032 f
  fifo_lo[60] (net)                                     6.2956              0.0000     0.6032 f
  U1782/IN2 (MUX21X1)                                             0.0386    0.0000 &   0.6032 f
  U1782/Q (MUX21X1)                                               0.2866    0.1955 @   0.7987 f
  io_cmd_o[13] (net)                            4      87.3253              0.0000     0.7987 f
  io_cmd_o[13] (out)                                              0.2866   -0.0922 @   0.7066 f
  data arrival time                                                                    0.7066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8066


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0337    0.2032     0.5684 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       4.0895              0.0000     0.5684 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5684 f
  fifo_1__mem_fifo/data_o[70] (net)                     4.0895              0.0000     0.5684 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5684 f
  fifo_lo[110] (net)                                    4.0895              0.0000     0.5684 f
  U1883/IN2 (AND2X1)                                              0.0337    0.0000 &   0.5685 f
  U1883/Q (AND2X1)                                                0.1526    0.1264 @   0.6948 f
  io_cmd_o[70] (net)                            4      45.3396              0.0000     0.6948 f
  U1884/INP (NBUFFX2)                                             0.1526   -0.0491 @   0.6458 f
  U1884/Z (NBUFFX2)                                               0.0379    0.0725     0.7182 f
  mem_cmd_o[70] (net)                           1      10.5705              0.0000     0.7182 f
  mem_cmd_o[70] (out)                                             0.0379   -0.0115 &   0.7068 f
  data arrival time                                                                    0.7068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8068


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0457    0.1919     0.5593 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       7.2172              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[69] (net)                     7.2172              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[109] (net)                                    7.2172              0.0000     0.5593 r
  U1881/IN2 (AND2X1)                                              0.0457    0.0001 &   0.5594 r
  U1881/Q (AND2X1)                                                0.2108    0.1381 @   0.6975 r
  io_cmd_o[69] (net)                            4      63.2483              0.0000     0.6975 r
  io_cmd_o[69] (out)                                              0.2108    0.0096 @   0.7071 r
  data arrival time                                                                    0.7071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1658    0.0000     0.3722 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0451    0.2120     0.5842 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.0424              0.0000     0.5842 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[110] (net)                    9.0424              0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5842 f
  fifo_lo[150] (net)                                    9.0424              0.0000     0.5842 f
  U1963/IN2 (AND2X1)                                              0.0451    0.0002 &   0.5843 f
  U1963/Q (AND2X1)                                                0.1956    0.1448 @   0.7291 f
  io_cmd_o[110] (net)                           4      56.9931              0.0000     0.7291 f
  io_cmd_o[110] (out)                                             0.1956   -0.0219 @   0.7073 f
  data arrival time                                                                    0.7073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8073


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0445    0.1906     0.5541 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       6.7783              0.0000     0.5541 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5541 r
  fifo_1__mem_fifo/data_o[99] (net)                     6.7783              0.0000     0.5541 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5541 r
  fifo_lo[139] (net)                                    6.7783              0.0000     0.5541 r
  U1941/IN2 (AND2X1)                                              0.0445   -0.0006 &   0.5536 r
  U1941/Q (AND2X1)                                                0.1311    0.1083 @   0.6618 r
  io_cmd_o[99] (net)                            4      38.6341              0.0000     0.6618 r
  U1942/INP (NBUFFX2)                                             0.1311   -0.0283 @   0.6335 r
  U1942/Z (NBUFFX2)                                               0.0377    0.0744     0.7079 r
  mem_cmd_o[99] (net)                           1       8.4644              0.0000     0.7079 r
  mem_cmd_o[99] (out)                                             0.0377    0.0002 &   0.7081 r
  data arrival time                                                                    0.7081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8081


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1664    0.0000     0.3644 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0366    0.2056     0.5700 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       5.3307              0.0000     0.5700 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[61] (net)                     5.3307              0.0000     0.5700 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5700 f
  fifo_lo[101] (net)                                    5.3307              0.0000     0.5700 f
  U1865/IN2 (AND2X1)                                              0.0366    0.0000 &   0.5700 f
  U1865/Q (AND2X1)                                                0.1337    0.1169 @   0.6870 f
  io_cmd_o[61] (net)                            4      39.0484              0.0000     0.6870 f
  U1866/INP (NBUFFX2)                                             0.1337   -0.0293 @   0.6577 f
  U1866/Z (NBUFFX2)                                               0.0257    0.0612     0.7189 f
  mem_cmd_o[61] (net)                           1       1.5368              0.0000     0.7189 f
  mem_cmd_o[61] (out)                                             0.0257   -0.0102 &   0.7087 f
  data arrival time                                                                    0.7087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8087


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0362    0.2052     0.5731 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2       5.1856              0.0000     0.5731 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[72] (net)                     5.1856              0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5731 f
  fifo_lo[112] (net)                                    5.1856              0.0000     0.5731 f
  U1887/IN2 (AND2X1)                                              0.0362   -0.0005 &   0.5725 f
  U1887/Q (AND2X1)                                                0.1411    0.1208 @   0.6934 f
  io_cmd_o[72] (net)                            4      41.5359              0.0000     0.6934 f
  U1888/INP (NBUFFX2)                                             0.1412   -0.0423 @   0.6511 f
  U1888/Z (NBUFFX2)                                               0.0346    0.0691     0.7201 f
  mem_cmd_o[72] (net)                           1       8.3212              0.0000     0.7201 f
  mem_cmd_o[72] (out)                                             0.0346   -0.0110 &   0.7091 f
  data arrival time                                                                    0.7091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8091


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1664    0.0000     0.3661 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0561    0.1979     0.5639 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      11.1979              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[107] (net)                   11.1979              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5639 r
  fifo_lo[147] (net)                                   11.1979              0.0000     0.5639 r
  U1957/IN2 (AND2X1)                                              0.0561   -0.0008 &   0.5631 r
  U1957/Q (AND2X1)                                                0.1848    0.1277 @   0.6908 r
  io_cmd_o[107] (net)                           4      53.9986              0.0000     0.6908 r
  U1958/INP (NBUFFX2)                                             0.1855   -0.0548 @   0.6361 r
  U1958/Z (NBUFFX2)                                               0.0337    0.0769     0.7129 r
  mem_cmd_o[107] (net)                          1       3.0817              0.0000     0.7129 r
  mem_cmd_o[107] (out)                                            0.0337   -0.0038 &   0.7091 r
  data arrival time                                                                    0.7091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8091


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1017    0.2444 @   0.6095 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      32.4126              0.0000     0.6095 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6095 f
  fifo_1__mem_fifo/data_o[115] (net)                   32.4126              0.0000     0.6095 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6095 f
  fifo_lo[155] (net)                                   32.4126              0.0000     0.6095 f
  U1973/IN2 (AND2X1)                                              0.1019   -0.0114 @   0.5982 f
  U1973/Q (AND2X1)                                                0.1353    0.1304 @   0.7286 f
  io_cmd_o[115] (net)                           4      39.2589              0.0000     0.7286 f
  io_cmd_o[115] (out)                                             0.1354   -0.0181 @   0.7105 f
  data arrival time                                                                    0.7105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8105


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0478    0.1926     0.5561 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.0052              0.0000     0.5561 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5561 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.0052              0.0000     0.5561 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5561 r
  fifo_lo[145] (net)                                    8.0052              0.0000     0.5561 r
  U1953/IN2 (AND2X1)                                              0.0478    0.0001 &   0.5562 r
  U1953/Q (AND2X1)                                                0.1209    0.1039 @   0.6602 r
  io_cmd_o[105] (net)                           4      35.0516              0.0000     0.6602 r
  U1954/INP (NBUFFX2)                                             0.1210   -0.0156 @   0.6446 r
  U1954/Z (NBUFFX2)                                               0.0355    0.0714     0.7160 r
  mem_cmd_o[105] (net)                          1       7.4196              0.0000     0.7160 r
  mem_cmd_o[105] (out)                                            0.0355   -0.0056 &   0.7105 r
  data arrival time                                                                    0.7105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8105


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0518    0.1948     0.5584 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       9.5244              0.0000     0.5584 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[108] (net)                    9.5244              0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5584 r
  fifo_lo[148] (net)                                    9.5244              0.0000     0.5584 r
  U1959/IN2 (AND2X1)                                              0.0518   -0.0007 &   0.5577 r
  U1959/Q (AND2X1)                                                0.1227    0.1053 @   0.6629 r
  io_cmd_o[108] (net)                           4      35.6415              0.0000     0.6629 r
  U1960/INP (NBUFFX2)                                             0.1227   -0.0178 @   0.6451 r
  U1960/Z (NBUFFX2)                                               0.0398    0.0749     0.7200 r
  mem_cmd_o[108] (net)                          1      10.4768              0.0000     0.7200 r
  mem_cmd_o[108] (out)                                            0.0398   -0.0091 &   0.7109 r
  data arrival time                                                                    0.7109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8109


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.1048    0.2455 @   0.6107 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      33.3875              0.0000     0.6107 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6107 f
  fifo_1__mem_fifo/data_o[118] (net)                   33.3875              0.0000     0.6107 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6107 f
  fifo_lo[158] (net)                                   33.3875              0.0000     0.6107 f
  U1979/IN2 (AND2X1)                                              0.1050   -0.0121 @   0.5986 f
  U1979/Q (AND2X1)                                                0.1430    0.1351 @   0.7337 f
  io_cmd_o[118] (net)                           4      41.8266              0.0000     0.7337 f
  io_cmd_o[118] (out)                                             0.1430   -0.0214 @   0.7123 f
  data arrival time                                                                    0.7123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8123


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0438    0.2111     0.5814 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       8.4568              0.0000     0.5814 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[97] (net)                     8.4568              0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5814 f
  fifo_lo[137] (net)                                    8.4568              0.0000     0.5814 f
  U1937/IN2 (AND2X1)                                              0.0438   -0.0016 &   0.5798 f
  U1937/Q (AND2X1)                                                0.2018    0.1474 @   0.7272 f
  io_cmd_o[97] (net)                            4      58.8992              0.0000     0.7272 f
  io_cmd_o[97] (out)                                              0.2018   -0.0141 @   0.7131 f
  data arrival time                                                                    0.7131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8131


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1658    0.0000     0.3713 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0421    0.2099     0.5812 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       7.7059              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[59] (net)                     7.7059              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 f
  fifo_lo[99] (net)                                     7.7059              0.0000     0.5812 f
  U1861/IN2 (AND2X1)                                              0.0421   -0.0016 &   0.5796 f
  U1861/Q (AND2X1)                                                0.1629    0.1294 @   0.7090 f
  io_cmd_o[59] (net)                            4      46.3840              0.0000     0.7090 f
  io_cmd_o[59] (out)                                              0.1629    0.0051 @   0.7141 f
  data arrival time                                                                    0.7141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0444    0.1910     0.5589 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.7559              0.0000     0.5589 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5589 r
  fifo_1__mem_fifo/data_o[64] (net)                     6.7559              0.0000     0.5589 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5589 r
  fifo_lo[104] (net)                                    6.7559              0.0000     0.5589 r
  U1871/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5590 r
  U1871/Q (AND2X1)                                                0.1262    0.1060 @   0.6650 r
  io_cmd_o[64] (net)                            4      36.9057              0.0000     0.6650 r
  U1872/INP (NBUFFX2)                                             0.1262   -0.0206 @   0.6444 r
  U1872/Z (NBUFFX2)                                               0.0368    0.0731     0.7175 r
  mem_cmd_o[64] (net)                           1       8.0529              0.0000     0.7175 r
  mem_cmd_o[64] (out)                                             0.0368   -0.0030 &   0.7145 r
  data arrival time                                                                    0.7145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8145


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1657    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0371    0.2059     0.5760 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.5610              0.0000     0.5760 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[67] (net)                     5.5610              0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 f
  fifo_lo[107] (net)                                    5.5610              0.0000     0.5760 f
  U1877/IN2 (AND2X1)                                              0.0371    0.0000 &   0.5761 f
  U1877/Q (AND2X1)                                                0.1707    0.1319 @   0.7080 f
  io_cmd_o[67] (net)                            4      48.7411              0.0000     0.7080 f
  io_cmd_o[67] (out)                                              0.1707    0.0066 @   0.7146 f
  data arrival time                                                                    0.7146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8146


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0475    0.2136     0.5840 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      10.1243              0.0000     0.5840 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5840 f
  fifo_1__mem_fifo/data_o[109] (net)                   10.1243              0.0000     0.5840 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5840 f
  fifo_lo[149] (net)                                   10.1243              0.0000     0.5840 f
  U1961/IN2 (AND2X1)                                              0.0475    0.0002 &   0.5842 f
  U1961/Q (AND2X1)                                                0.1934    0.1442 @   0.7284 f
  io_cmd_o[109] (net)                           4      56.2803              0.0000     0.7284 f
  io_cmd_o[109] (out)                                             0.1934   -0.0135 @   0.7148 f
  data arrival time                                                                    0.7148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8148


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0393    0.2078     0.5731 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.5304              0.0000     0.5731 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[84] (net)                     6.5304              0.0000     0.5731 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5731 f
  fifo_lo[124] (net)                                    6.5304              0.0000     0.5731 f
  U1911/IN2 (AND2X1)                                              0.0393    0.0000 &   0.5732 f
  U1911/Q (AND2X1)                                                0.1800    0.1399 @   0.7130 f
  io_cmd_o[84] (net)                            4      52.9782              0.0000     0.7130 f
  io_cmd_o[84] (out)                                              0.1800    0.0021 @   0.7151 f
  data arrival time                                                                    0.7151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0373    0.2055     0.5690 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.6345              0.0000     0.5690 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5690 f
  fifo_1__mem_fifo/data_o[90] (net)                     5.6345              0.0000     0.5690 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5690 f
  fifo_lo[130] (net)                                    5.6345              0.0000     0.5690 f
  U1923/IN2 (AND2X1)                                              0.0373    0.0000 &   0.5690 f
  U1923/Q (AND2X1)                                                0.2095    0.1516 @   0.7206 f
  io_cmd_o[90] (net)                            4      61.0648              0.0000     0.7206 f
  io_cmd_o[90] (out)                                              0.2095   -0.0051 @   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0399    0.2083     0.5729 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       6.7652              0.0000     0.5729 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[80] (net)                     6.7652              0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 f
  fifo_lo[120] (net)                                    6.7652              0.0000     0.5729 f
  U1903/IN2 (AND2X1)                                              0.0399    0.0001 &   0.5730 f
  U1903/Q (AND2X1)                                                0.1457    0.1242 @   0.6971 f
  io_cmd_o[80] (net)                            4      43.1111              0.0000     0.6971 f
  U1904/INP (NBUFFX2)                                             0.1458   -0.0392 @   0.6580 f
  U1904/Z (NBUFFX2)                                               0.0290    0.0646     0.7225 f
  mem_cmd_o[80] (net)                           1       3.6764              0.0000     0.7225 f
  mem_cmd_o[80] (out)                                             0.0290   -0.0066 &   0.7160 f
  data arrival time                                                                    0.7160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8160


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0619    0.1992     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (net)                    13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5508 r
  fifo_lo[36] (net)                                    13.3868              0.0000     0.5508 r
  U1832/IN1 (MUX21X1)                                             0.0619   -0.0052 &   0.5456 r
  U1832/Q (MUX21X1)                                               0.3240    0.1985 @   0.7441 r
  io_cmd_o[38] (net)                            5      96.7992              0.0000     0.7441 r
  io_cmd_o[38] (out)                                              0.3240   -0.0280 @   0.7161 r
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1658    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0383    0.2069     0.5783 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.0848              0.0000     0.5783 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5783 f
  fifo_1__mem_fifo/data_o[68] (net)                     6.0848              0.0000     0.5783 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5783 f
  fifo_lo[108] (net)                                    6.0848              0.0000     0.5783 f
  U1879/IN2 (AND2X1)                                              0.0383   -0.0004 &   0.5779 f
  U1879/Q (AND2X1)                                                0.1741    0.1339 @   0.7118 f
  io_cmd_o[68] (net)                            4      49.8134              0.0000     0.7118 f
  io_cmd_o[68] (out)                                              0.1741    0.0043 @   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1664    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0447    0.1913     0.5564 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       6.8447              0.0000     0.5564 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5564 r
  fifo_1__mem_fifo/data_o[77] (net)                     6.8447              0.0000     0.5564 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5564 r
  fifo_lo[117] (net)                                    6.8447              0.0000     0.5564 r
  U1897/IN2 (AND2X1)                                              0.0447   -0.0010 &   0.5554 r
  U1897/Q (AND2X1)                                                0.1511    0.1141 @   0.6695 r
  io_cmd_o[77] (net)                            4      43.3414              0.0000     0.6695 r
  U1898/INP (NBUFFX2)                                             0.1512   -0.0204 @   0.6491 r
  U1898/Z (NBUFFX2)                                               0.0391    0.0775     0.7266 r
  mem_cmd_o[77] (net)                           1       8.6146              0.0000     0.7266 r
  mem_cmd_o[77] (out)                                             0.0391   -0.0091 &   0.7176 r
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8176


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0397    0.1944     0.5839 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.0789              0.0000     0.5839 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5839 r
  fifo_1__mem_fifo/data_o[1] (net)                      5.0789              0.0000     0.5839 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5839 r
  fifo_lo[49] (net)                                     5.0789              0.0000     0.5839 r
  U1760/IN2 (MUX21X1)                                             0.0397    0.0000 &   0.5839 r
  U1760/Q (MUX21X1)                                               0.3081    0.1912 @   0.7751 r
  io_cmd_o[1] (net)                             4      92.3073              0.0000     0.7751 r
  io_cmd_o[1] (out)                                               0.3081   -0.0574 @   0.7178 r
  data arrival time                                                                    0.7178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8178


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3637     0.3637
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1590    0.0000     0.3637 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0449    0.2112     0.5749 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       8.9505              0.0000     0.5749 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[111] (net)                    8.9505              0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5749 f
  fifo_lo[151] (net)                                    8.9505              0.0000     0.5749 f
  U1965/IN2 (AND2X1)                                              0.0449   -0.0019 &   0.5730 f
  U1965/Q (AND2X1)                                                0.1198    0.1114 @   0.6844 f
  io_cmd_o[111] (net)                           4      34.3645              0.0000     0.6844 f
  U1966/INP (NBUFFX2)                                             0.1199   -0.0320 @   0.6524 f
  U1966/Z (NBUFFX2)                                               0.0402    0.0723     0.7246 f
  mem_cmd_o[111] (net)                          1      13.7015              0.0000     0.7246 f
  mem_cmd_o[111] (out)                                            0.0402   -0.0068 &   0.7179 f
  data arrival time                                                                    0.7179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8179


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1664    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0904    0.2157     0.5806 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      24.1989              0.0000     0.5806 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[119] (net)                   24.1989              0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5806 r
  fifo_lo[159] (net)                                   24.1989              0.0000     0.5806 r
  U1981/IN2 (AND2X1)                                              0.0904   -0.0059 &   0.5747 r
  U1981/Q (AND2X1)                                                0.1145    0.1059 @   0.6806 r
  io_cmd_o[119] (net)                           4      32.3617              0.0000     0.6806 r
  U1982/INP (NBUFFX2)                                             0.1145   -0.0242 @   0.6563 r
  U1982/Z (NBUFFX2)                                               0.0307    0.0669     0.7233 r
  mem_cmd_o[119] (net)                          1       4.1900              0.0000     0.7233 r
  mem_cmd_o[119] (out)                                            0.0307   -0.0053 &   0.7180 r
  data arrival time                                                                    0.7180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8180


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1657    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0507    0.1948     0.5647 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       9.1097              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[87] (net)                     9.1097              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[127] (net)                                    9.1097              0.0000     0.5647 r
  U1917/IN2 (AND2X1)                                              0.0507    0.0001 &   0.5647 r
  U1917/Q (AND2X1)                                                0.1206    0.1041 @   0.6689 r
  io_cmd_o[87] (net)                            4      34.8991              0.0000     0.6689 r
  U1918/INP (NBUFFX2)                                             0.1206   -0.0203 @   0.6486 r
  U1918/Z (NBUFFX2)                                               0.0403    0.0749     0.7235 r
  mem_cmd_o[87] (net)                           1      10.9039              0.0000     0.7235 r
  mem_cmd_o[87] (out)                                             0.0403   -0.0051 &   0.7184 r
  data arrival time                                                                    0.7184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8184


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0791    0.2100     0.5746 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.9403              0.0000     0.5746 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5746 r
  fifo_1__mem_fifo/data_o[85] (net)                    19.9403              0.0000     0.5746 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5746 r
  fifo_lo[125] (net)                                   19.9403              0.0000     0.5746 r
  U1913/IN2 (AND2X1)                                              0.0791   -0.0042 &   0.5704 r
  U1913/Q (AND2X1)                                                0.1117    0.1033 @   0.6738 r
  io_cmd_o[85] (net)                            4      31.5255              0.0000     0.6738 r
  U1914/INP (NBUFFX2)                                             0.1118   -0.0143 @   0.6595 r
  U1914/Z (NBUFFX2)                                               0.0313    0.0670     0.7265 r
  mem_cmd_o[85] (net)                           1       4.8209              0.0000     0.7265 r
  mem_cmd_o[85] (out)                                             0.0313   -0.0078 &   0.7187 r
  data arrival time                                                                    0.7187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8187


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0430    0.2106     0.5810 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.1352              0.0000     0.5810 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[101] (net)                    8.1352              0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5810 f
  fifo_lo[141] (net)                                    8.1352              0.0000     0.5810 f
  U1945/IN2 (AND2X1)                                              0.0430    0.0001 &   0.5811 f
  U1945/Q (AND2X1)                                                0.2069    0.1494 @   0.7305 f
  io_cmd_o[101] (net)                           4      60.4361              0.0000     0.7305 f
  io_cmd_o[101] (out)                                             0.2069   -0.0104 @   0.7201 f
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8201


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0495    0.2131     0.5645 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      11.0074              0.0000     0.5645 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5645 f
  fifo_0__mem_fifo/data_o[11] (net)                    11.0074              0.0000     0.5645 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5645 f
  fifo_lo[9] (net)                                     11.0074              0.0000     0.5645 f
  U1778/IN1 (MUX21X1)                                             0.0495   -0.0056 &   0.5589 f
  U1778/Q (MUX21X1)                                               0.2830    0.1952 @   0.7540 f
  io_cmd_o[11] (net)                            4      86.3348              0.0000     0.7540 f
  io_cmd_o[11] (out)                                              0.2830   -0.0334 @   0.7206 f
  data arrival time                                                                    0.7206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8206


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1654    0.0000     0.3677 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0392    0.2076     0.5754 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.4680              0.0000     0.5754 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5754 f
  fifo_1__mem_fifo/data_o[58] (net)                     6.4680              0.0000     0.5754 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5754 f
  fifo_lo[98] (net)                                     6.4680              0.0000     0.5754 f
  U1858/IN2 (AND2X1)                                              0.0392   -0.0013 &   0.5740 f
  U1858/Q (AND2X1)                                                0.1927    0.1427 @   0.7168 f
  io_cmd_o[58] (net)                            4      55.3799              0.0000     0.7168 f
  io_cmd_o[58] (out)                                              0.1927    0.0041 @   0.7208 f
  data arrival time                                                                    0.7208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8208


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3639     0.3639
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1590    0.0000     0.3639 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0450    0.2113     0.5753 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.0069              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[106] (net)                    9.0069              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5753 f
  fifo_lo[146] (net)                                    9.0069              0.0000     0.5753 f
  U1955/IN2 (AND2X1)                                              0.0450    0.0002 &   0.5754 f
  U1955/Q (AND2X1)                                                0.1876    0.1410 @   0.7164 f
  io_cmd_o[106] (net)                           4      54.4936              0.0000     0.7164 f
  io_cmd_o[106] (out)                                             0.1876    0.0050 @   0.7214 f
  data arrival time                                                                    0.7214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8214


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2425    0.0000     0.3867 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1801    0.2884 @   0.6751 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      62.5788              0.0000     0.6751 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6751 f
  fifo_1__mem_fifo/data_o[54] (net)                    62.5788              0.0000     0.6751 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6751 f
  fifo_lo[97] (net)                                    62.5788              0.0000     0.6751 f
  U1856/IN2 (AND2X1)                                              0.1801   -0.0349 @   0.6402 f
  U1856/Q (AND2X1)                                                0.2085    0.1749 @   0.8151 f
  io_cmd_o[54] (net)                            4      60.6167              0.0000     0.8151 f
  io_cmd_o[54] (out)                                              0.2085   -0.0933 @   0.7218 f
  data arrival time                                                                    0.7218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8218


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0454    0.1917     0.5620 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       7.1290              0.0000     0.5620 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5620 r
  fifo_1__mem_fifo/data_o[74] (net)                     7.1290              0.0000     0.5620 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5620 r
  fifo_lo[114] (net)                                    7.1290              0.0000     0.5620 r
  U1891/IN2 (AND2X1)                                              0.0454    0.0001 &   0.5621 r
  U1891/Q (AND2X1)                                                0.2774    0.1640 @   0.7261 r
  io_cmd_o[74] (net)                            4      84.4616              0.0000     0.7261 r
  io_cmd_o[74] (out)                                              0.2774   -0.0036 @   0.7225 r
  data arrival time                                                                    0.7225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8225


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1664    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0394    0.1878     0.5527 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       4.9383              0.0000     0.5527 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5527 r
  fifo_1__mem_fifo/data_o[98] (net)                     4.9383              0.0000     0.5527 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5527 r
  fifo_lo[138] (net)                                    4.9383              0.0000     0.5527 r
  U1939/IN2 (AND2X1)                                              0.0394    0.0000 &   0.5527 r
  U1939/Q (AND2X1)                                                0.1671    0.1179 @   0.6706 r
  io_cmd_o[98] (net)                            4      48.1152              0.0000     0.6706 r
  U1940/INP (NBUFFX2)                                             0.1677   -0.0181 @   0.6525 r
  U1940/Z (NBUFFX2)                                               0.0315    0.0734     0.7258 r
  mem_cmd_o[98] (net)                           1       2.2297              0.0000     0.7258 r
  mem_cmd_o[98] (out)                                             0.0315   -0.0033 &   0.7226 r
  data arrival time                                                                    0.7226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0385    0.2070     0.5773 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       6.1447              0.0000     0.5773 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[91] (net)                     6.1447              0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5773 f
  fifo_lo[131] (net)                                    6.1447              0.0000     0.5773 f
  U1925/IN2 (AND2X1)                                              0.0385   -0.0015 &   0.5758 f
  U1925/Q (AND2X1)                                                0.1950    0.1440 @   0.7198 f
  io_cmd_o[91] (net)                            4      56.2262              0.0000     0.7198 f
  io_cmd_o[91] (out)                                              0.1950    0.0028 @   0.7226 f
  data arrival time                                                                    0.7226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1658    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0538    0.1965     0.5674 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.2891              0.0000     0.5674 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.2891              0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5674 r
  fifo_lo[106] (net)                                   10.2891              0.0000     0.5674 r
  U1875/IN2 (AND2X2)                                              0.0538   -0.0011 &   0.5664 r
  U1875/Q (AND2X2)                                                0.1910    0.1360 @   0.7023 r
  io_cmd_o[66] (net)                            4     104.1167              0.0000     0.7023 r
  io_cmd_o[66] (out)                                              0.1910    0.0203 @   0.7227 r
  data arrival time                                                                    0.7227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8227


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0461    0.2121     0.5761 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.5125              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.5125              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5761 f
  fifo_lo[140] (net)                                    9.5125              0.0000     0.5761 f
  U1943/IN2 (AND2X1)                                              0.0461    0.0002 &   0.5763 f
  U1943/Q (AND2X1)                                                0.2467    0.1681 @   0.7444 f
  io_cmd_o[100] (net)                           4      72.6120              0.0000     0.7444 f
  io_cmd_o[100] (out)                                             0.2467   -0.0214 @   0.7229 f
  data arrival time                                                                    0.7229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.2468    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0459    0.1987     0.5879 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       7.3581              0.0000     0.5879 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5879 r
  fifo_1__mem_fifo/data_o[19] (net)                     7.3581              0.0000     0.5879 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5879 r
  fifo_lo[66] (net)                                     7.3581              0.0000     0.5879 r
  U1794/IN2 (MUX21X1)                                             0.0459    0.0001 &   0.5880 r
  U1794/Q (MUX21X1)                                               0.3013    0.1893 @   0.7772 r
  io_cmd_o[19] (net)                            4      89.8740              0.0000     0.7772 r
  io_cmd_o[19] (out)                                              0.3013   -0.0542 @   0.7230 r
  data arrival time                                                                    0.7230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0436    0.2110     0.5752 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       8.3915              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[62] (net)                     8.3915              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5752 f
  fifo_lo[102] (net)                                    8.3915              0.0000     0.5752 f
  U1867/IN2 (AND2X1)                                              0.0436    0.0000 &   0.5752 f
  U1867/Q (AND2X1)                                                0.1899    0.1427 @   0.7179 f
  io_cmd_o[62] (net)                            4      54.6274              0.0000     0.7179 f
  io_cmd_o[62] (out)                                              0.1899    0.0067 @   0.7246 f
  data arrival time                                                                    0.7246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8246


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0428    0.1901     0.5559 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       6.1753              0.0000     0.5559 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[88] (net)                     6.1753              0.0000     0.5559 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5559 r
  fifo_lo[128] (net)                                    6.1753              0.0000     0.5559 r
  U1919/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5560 r
  U1919/Q (AND2X1)                                                0.2072    0.1385 @   0.6944 r
  io_cmd_o[88] (net)                            4      62.0552              0.0000     0.6944 r
  U1920/INP (NBUFFX2)                                             0.2074   -0.0536 @   0.6408 r
  U1920/Z (NBUFFX2)                                               0.0407    0.0846     0.7255 r
  mem_cmd_o[88] (net)                           1       7.3924              0.0000     0.7255 r
  mem_cmd_o[88] (out)                                             0.0407   -0.0008 &   0.7247 r
  data arrival time                                                                    0.7247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8247


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0392    0.2071     0.5706 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       6.4605              0.0000     0.5706 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5706 f
  fifo_1__mem_fifo/data_o[99] (net)                     6.4605              0.0000     0.5706 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5706 f
  fifo_lo[139] (net)                                    6.4605              0.0000     0.5706 f
  U1941/IN2 (AND2X1)                                              0.0392   -0.0004 &   0.5702 f
  U1941/Q (AND2X1)                                                0.1303    0.1157 @   0.6859 f
  io_cmd_o[99] (net)                            4      37.8884              0.0000     0.6859 f
  U1942/INP (NBUFFX2)                                             0.1303   -0.0294 @   0.6565 f
  U1942/Z (NBUFFX2)                                               0.0342    0.0682     0.7247 f
  mem_cmd_o[99] (net)                           1       8.4644              0.0000     0.7247 f
  mem_cmd_o[99] (out)                                             0.0342    0.0002 &   0.7249 f
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1654    0.0000     0.3678 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0427    0.2103     0.5781 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       7.9981              0.0000     0.5781 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[75] (net)                     7.9981              0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5781 f
  fifo_lo[115] (net)                                    7.9981              0.0000     0.5781 f
  U1893/IN2 (AND2X1)                                              0.0427   -0.0025 &   0.5756 f
  U1893/Q (AND2X1)                                                0.1255    0.1140 @   0.6896 f
  io_cmd_o[75] (net)                            4      36.2974              0.0000     0.6896 f
  U1894/INP (NBUFFX2)                                             0.1256   -0.0311 @   0.6585 f
  U1894/Z (NBUFFX2)                                               0.0367    0.0700     0.7284 f
  mem_cmd_o[75] (net)                           1      10.6761              0.0000     0.7284 f
  mem_cmd_o[75] (out)                                             0.0367   -0.0035 &   0.7249 f
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8249


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1440    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0651    0.2010     0.5529 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      14.6289              0.0000     0.5529 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5529 r
  fifo_0__mem_fifo/data_o[36] (net)                    14.6289              0.0000     0.5529 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5529 r
  fifo_lo[34] (net)                                    14.6289              0.0000     0.5529 r
  U1828/IN1 (MUX21X1)                                             0.0651   -0.0047 &   0.5482 r
  U1828/Q (MUX21X1)                                               0.3524    0.2090 @   0.7573 r
  io_cmd_o[36] (net)                            5     105.5381              0.0000     0.7573 r
  io_cmd_o[36] (out)                                              0.3524   -0.0309 @   0.7264 r
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8264


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0435    0.2090     0.5603 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       8.3100              0.0000     0.5603 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5603 f
  fifo_0__mem_fifo/data_o[20] (net)                     8.3100              0.0000     0.5603 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5603 f
  fifo_lo[18] (net)                                     8.3100              0.0000     0.5603 f
  U1796/IN1 (MUX21X1)                                             0.0435   -0.0040 &   0.5564 f
  U1796/Q (MUX21X1)                                               0.2810    0.1919 @   0.7483 f
  io_cmd_o[20] (net)                            4      85.2864              0.0000     0.7483 f
  io_cmd_o[20] (out)                                              0.2810   -0.0217 @   0.7266 f
  data arrival time                                                                    0.7266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8266


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0420    0.2093     0.5728 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       7.6874              0.0000     0.5728 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5728 f
  fifo_1__mem_fifo/data_o[105] (net)                    7.6874              0.0000     0.5728 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5728 f
  fifo_lo[145] (net)                                    7.6874              0.0000     0.5728 f
  U1953/IN2 (AND2X1)                                              0.0420    0.0001 &   0.5729 f
  U1953/Q (AND2X1)                                                0.1196    0.1106 @   0.6835 f
  io_cmd_o[105] (net)                           4      34.3059              0.0000     0.6835 f
  U1954/INP (NBUFFX2)                                             0.1196   -0.0175 @   0.6660 f
  U1954/Z (NBUFFX2)                                               0.0322    0.0656     0.7317 f
  mem_cmd_o[105] (net)                          1       7.4196              0.0000     0.7317 f
  mem_cmd_o[105] (out)                                            0.0322   -0.0051 &   0.7266 f
  data arrival time                                                                    0.7266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8266


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1658    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0519    0.1954     0.5674 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.5726              0.0000     0.5674 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[104] (net)                    9.5726              0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5674 r
  fifo_lo[144] (net)                                    9.5726              0.0000     0.5674 r
  U1951/IN2 (AND2X1)                                              0.0519    0.0002 &   0.5677 r
  U1951/Q (AND2X1)                                                0.1232    0.1055 @   0.6732 r
  io_cmd_o[104] (net)                           4      35.8341              0.0000     0.6732 r
  U1952/INP (NBUFFX2)                                             0.1233   -0.0114 @   0.6618 r
  U1952/Z (NBUFFX2)                                               0.0346    0.0710     0.7328 r
  mem_cmd_o[104] (net)                          1       6.5597              0.0000     0.7328 r
  mem_cmd_o[104] (out)                                            0.0346   -0.0060 &   0.7268 r
  data arrival time                                                                    0.7268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8268


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0477    0.1932     0.5578 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       7.9610              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[71] (net)                     7.9610              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[111] (net)                                    7.9610              0.0000     0.5578 r
  U1885/IN2 (AND2X1)                                              0.0477    0.0001 &   0.5579 r
  U1885/Q (AND2X1)                                                0.1379    0.1119 @   0.6698 r
  io_cmd_o[71] (net)                            4      41.0940              0.0000     0.6698 r
  U1886/INP (NBUFFX2)                                             0.1380   -0.0132 @   0.6566 r
  U1886/Z (NBUFFX2)                                               0.0382    0.0755     0.7320 r
  mem_cmd_o[71] (net)                           1       8.5296              0.0000     0.7320 r
  mem_cmd_o[71] (out)                                             0.0382   -0.0050 &   0.7270 r
  data arrival time                                                                    0.7270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8270


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1654    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0374    0.2061     0.5734 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.6878              0.0000     0.5734 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.6878              0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5734 f
  fifo_lo[118] (net)                                    5.6878              0.0000     0.5734 f
  U1899/IN2 (AND2X1)                                              0.0374    0.0001 &   0.5735 f
  U1899/Q (AND2X1)                                                0.2079    0.1496 @   0.7230 f
  io_cmd_o[78] (net)                            4      61.0495              0.0000     0.7230 f
  io_cmd_o[78] (out)                                              0.2079    0.0047 @   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8277


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0624    0.1995     0.5515 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      13.6075              0.0000     0.5515 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5515 r
  fifo_0__mem_fifo/data_o[24] (net)                    13.6075              0.0000     0.5515 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5515 r
  fifo_lo[22] (net)                                    13.6075              0.0000     0.5515 r
  U1804/IN1 (MUX21X1)                                             0.0624   -0.0061 &   0.5454 r
  U1804/Q (MUX21X1)                                               0.3272    0.1990 @   0.7444 r
  io_cmd_o[24] (net)                            5      97.5103              0.0000     0.7444 r
  io_cmd_o[24] (out)                                              0.3272   -0.0159 @   0.7285 r
  data arrival time                                                                    0.7285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8285


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1664    0.0000     0.3661 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0492    0.2148     0.5809 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      10.8802              0.0000     0.5809 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5809 f
  fifo_1__mem_fifo/data_o[107] (net)                   10.8802              0.0000     0.5809 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5809 f
  fifo_lo[147] (net)                                   10.8802              0.0000     0.5809 f
  U1957/IN2 (AND2X1)                                              0.0492    0.0003 &   0.5811 f
  U1957/Q (AND2X1)                                                0.1846    0.1419 @   0.7231 f
  io_cmd_o[107] (net)                           4      53.2529              0.0000     0.7231 f
  U1958/INP (NBUFFX2)                                             0.1846   -0.0586 @   0.6645 f
  U1958/Z (NBUFFX2)                                               0.0300    0.0674     0.7319 f
  mem_cmd_o[107] (net)                          1       3.0817              0.0000     0.7319 f
  mem_cmd_o[107] (out)                                            0.0300   -0.0034 &   0.7285 f
  data arrival time                                                                    0.7285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8285


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0675    0.2023     0.5542 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      15.5471              0.0000     0.5542 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5542 r
  fifo_0__mem_fifo/data_o[31] (net)                    15.5471              0.0000     0.5542 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5542 r
  fifo_lo[29] (net)                                    15.5471              0.0000     0.5542 r
  U1818/IN1 (MUX21X1)                                             0.0675   -0.0035 &   0.5507 r
  U1818/Q (MUX21X1)                                               0.3091    0.1957 @   0.7464 r
  io_cmd_o[31] (net)                            4      92.5652              0.0000     0.7464 r
  io_cmd_o[31] (out)                                              0.3091   -0.0178 @   0.7286 r
  data arrival time                                                                    0.7286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8286


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0523    0.1938     0.5454 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       9.7043              0.0000     0.5454 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5454 r
  fifo_0__mem_fifo/data_o[13] (net)                     9.7043              0.0000     0.5454 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5454 r
  fifo_lo[11] (net)                                     9.7043              0.0000     0.5454 r
  U1782/IN1 (MUX21X1)                                             0.0523   -0.0037 &   0.5417 r
  U1782/Q (MUX21X1)                                               0.2949    0.1871 @   0.7288 r
  io_cmd_o[13] (net)                            4      88.0710              0.0000     0.7288 r
  U1783/INP (NBUFFX2)                                             0.2949   -0.0830 @   0.6457 r
  U1783/Z (NBUFFX2)                                               0.0434    0.0944     0.7401 r
  mem_cmd_o[13] (net)                           1       5.7322              0.0000     0.7401 r
  mem_cmd_o[13] (out)                                             0.0434   -0.0114 &   0.7287 r
  data arrival time                                                                    0.7287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8287


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0662    0.2016     0.5528 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      15.0578              0.0000     0.5528 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5528 r
  fifo_0__mem_fifo/data_o[32] (net)                    15.0578              0.0000     0.5528 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5528 r
  fifo_lo[30] (net)                                    15.0578              0.0000     0.5528 r
  U1820/IN1 (MUX21X1)                                             0.0662   -0.0006 &   0.5521 r
  U1820/Q (MUX21X1)                                               0.3270    0.2016 @   0.7538 r
  io_cmd_o[32] (net)                            4      98.0821              0.0000     0.7538 r
  io_cmd_o[32] (out)                                              0.3270   -0.0246 @   0.7292 r
  data arrival time                                                                    0.7292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8292


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0455    0.2116     0.5752 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       9.2066              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[108] (net)                    9.2066              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5752 f
  fifo_lo[148] (net)                                    9.2066              0.0000     0.5752 f
  U1959/IN2 (AND2X1)                                              0.0455   -0.0006 &   0.5746 f
  U1959/Q (AND2X1)                                                0.1214    0.1124 @   0.6870 f
  io_cmd_o[108] (net)                           4      34.8958              0.0000     0.6870 f
  U1960/INP (NBUFFX2)                                             0.1214   -0.0182 @   0.6688 f
  U1960/Z (NBUFFX2)                                               0.0362    0.0691     0.7379 f
  mem_cmd_o[108] (net)                          1      10.4768              0.0000     0.7379 f
  mem_cmd_o[108] (out)                                            0.0362   -0.0085 &   0.7295 f
  data arrival time                                                                    0.7295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8295


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1026    0.2473     0.6126 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      34.3010              0.0000     0.6126 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6126 f
  fifo_1__mem_fifo/data_o[117] (net)                   34.3010              0.0000     0.6126 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6126 f
  fifo_lo[157] (net)                                   34.3010              0.0000     0.6126 f
  U1977/IN2 (AND2X1)                                              0.1026   -0.0089 &   0.6036 f
  U1977/Q (AND2X1)                                                0.1404    0.1333 @   0.7369 f
  io_cmd_o[117] (net)                           4      40.9712              0.0000     0.7369 f
  io_cmd_o[117] (out)                                             0.1404   -0.0070 @   0.7299 f
  data arrival time                                                                    0.7299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8299


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0573    0.2184     0.5699 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      14.4477              0.0000     0.5699 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5699 f
  fifo_0__mem_fifo/data_o[40] (net)                    14.4477              0.0000     0.5699 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5699 f
  fifo_lo[38] (net)                                    14.4477              0.0000     0.5699 f
  U1836/IN1 (MUX21X1)                                             0.0573   -0.0016 &   0.5683 f
  U1836/Q (MUX21X1)                                               0.3308    0.2155 @   0.7838 f
  io_cmd_o[40] (net)                            5     101.4264              0.0000     0.7838 f
  io_cmd_o[40] (out)                                              0.3308   -0.0536 @   0.7302 f
  data arrival time                                                                    0.7302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8302


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1654    0.0000     0.3679 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0391    0.2076     0.5755 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.4382              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[64] (net)                     6.4382              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 f
  fifo_lo[104] (net)                                    6.4382              0.0000     0.5755 f
  U1871/IN2 (AND2X1)                                              0.0391    0.0001 &   0.5755 f
  U1871/Q (AND2X1)                                                0.1251    0.1129 @   0.6884 f
  io_cmd_o[64] (net)                            4      36.1599              0.0000     0.6884 f
  U1872/INP (NBUFFX2)                                             0.1252   -0.0214 @   0.6671 f
  U1872/Z (NBUFFX2)                                               0.0334    0.0671     0.7342 f
  mem_cmd_o[64] (net)                           1       8.0529              0.0000     0.7342 f
  mem_cmd_o[64] (out)                                             0.0334   -0.0028 &   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1657    0.0000     0.3702 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0436    0.1905     0.5607 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       6.4582              0.0000     0.5607 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5607 r
  fifo_1__mem_fifo/data_o[82] (net)                     6.4582              0.0000     0.5607 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5607 r
  fifo_lo[122] (net)                                    6.4582              0.0000     0.5607 r
  U1907/IN2 (AND2X1)                                              0.0436   -0.0010 &   0.5598 r
  U1907/Q (AND2X1)                                                0.1991    0.1337 @   0.6935 r
  io_cmd_o[82] (net)                            4      59.6408              0.0000     0.6935 r
  U1908/INP (NBUFFX2)                                             0.1991   -0.0390 @   0.6545 r
  U1908/Z (NBUFFX2)                                               0.0480    0.0897     0.7441 r
  mem_cmd_o[82] (net)                           1      13.3021              0.0000     0.7441 r
  mem_cmd_o[82] (out)                                             0.0480   -0.0125 &   0.7316 r
  data arrival time                                                                    0.7316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8316


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0421    0.1960     0.5855 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.9410              0.0000     0.5855 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[6] (net)                      5.9410              0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5855 r
  fifo_lo[53] (net)                                     5.9410              0.0000     0.5855 r
  U1768/IN2 (MUX21X1)                                             0.0421    0.0001 &   0.5856 r
  U1768/Q (MUX21X1)                                               0.3282    0.1986 @   0.7842 r
  io_cmd_o[6] (net)                             4      98.5003              0.0000     0.7842 r
  io_cmd_o[6] (out)                                               0.3282   -0.0523 @   0.7319 r
  data arrival time                                                                    0.7319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8319


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1658    0.0000     0.3711 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0464    0.1924     0.5635 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.4607              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[112] (net)                    7.4607              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[152] (net)                                    7.4607              0.0000     0.5635 r
  U1967/IN2 (AND2X1)                                              0.0464   -0.0016 &   0.5619 r
  U1967/Q (AND2X1)                                                0.1300    0.1080 @   0.6699 r
  io_cmd_o[112] (net)                           4      38.2860              0.0000     0.6699 r
  U1968/INP (NBUFFX2)                                             0.1301   -0.0050 @   0.6649 r
  U1968/Z (NBUFFX2)                                               0.0349    0.0722     0.7371 r
  mem_cmd_o[112] (net)                          1       6.4800              0.0000     0.7371 r
  mem_cmd_o[112] (out)                                            0.0349   -0.0045 &   0.7325 r
  data arrival time                                                                    0.7325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8325


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3634     0.3634
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1590    0.0000     0.3634 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0433    0.1898     0.5532 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       6.3508              0.0000     0.5532 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[93] (net)                     6.3508              0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5532 r
  fifo_lo[133] (net)                                    6.3508              0.0000     0.5532 r
  U1929/IN2 (AND2X1)                                              0.0433    0.0000 &   0.5532 r
  U1929/Q (AND2X1)                                                0.2790    0.1637 @   0.7169 r
  io_cmd_o[93] (net)                            4      84.7460              0.0000     0.7169 r
  io_cmd_o[93] (out)                                              0.2790    0.0158 @   0.7327 r
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8327


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3893     0.3893
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2426    0.0000     0.3893 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.2135    0.2710 @   0.6603 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      63.4769              0.0000     0.6603 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6603 r
  fifo_1__mem_fifo/data_o[120] (net)                   63.4769              0.0000     0.6603 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6603 r
  fifo_lo[160] (net)                                   63.4769              0.0000     0.6603 r
  U1983/IN2 (AND2X1)                                              0.2135   -0.0045 @   0.6558 r
  U1983/Q (AND2X1)                                                0.1790    0.1462 @   0.8019 r
  io_cmd_o[120] (net)                           4      52.2010              0.0000     0.8019 r
  io_cmd_o[120] (out)                                             0.1796   -0.0683 @   0.7336 r
  data arrival time                                                                    0.7336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8336


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1664    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0393    0.2078     0.5729 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       6.5269              0.0000     0.5729 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[77] (net)                     6.5269              0.0000     0.5729 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5729 f
  fifo_lo[117] (net)                                    6.5269              0.0000     0.5729 f
  U1897/IN2 (AND2X1)                                              0.0393   -0.0008 &   0.5722 f
  U1897/Q (AND2X1)                                                0.1493    0.1230 @   0.6952 f
  io_cmd_o[77] (net)                            4      42.5956              0.0000     0.6952 f
  U1898/INP (NBUFFX2)                                             0.1493   -0.0219 @   0.6733 f
  U1898/Z (NBUFFX2)                                               0.0353    0.0701     0.7434 f
  mem_cmd_o[77] (net)                           1       8.6146              0.0000     0.7434 f
  mem_cmd_o[77] (out)                                             0.0353   -0.0082 &   0.7351 f
  data arrival time                                                                    0.7351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8351


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1760    0.0000     0.4071 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0519    0.1963     0.6034 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.6029              0.0000     0.6034 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6034 r
  fifo_1__mem_fifo/data_o[33] (net)                     9.6029              0.0000     0.6034 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6034 r
  fifo_lo[80] (net)                                     9.6029              0.0000     0.6034 r
  U1822/IN2 (MUX21X1)                                             0.0519    0.0001 &   0.6035 r
  U1822/Q (MUX21X1)                                               0.3084    0.1931 @   0.7967 r
  io_cmd_o[33] (net)                            4      92.1132              0.0000     0.7967 r
  io_cmd_o[33] (out)                                              0.3084   -0.0615 @   0.7352 r
  data arrival time                                                                    0.7352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8352


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0461    0.2121     0.5761 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.5024              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.5024              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5761 f
  fifo_lo[143] (net)                                    9.5024              0.0000     0.5761 f
  U1949/IN2 (AND2X1)                                              0.0461   -0.0007 &   0.5754 f
  U1949/Q (AND2X1)                                                0.2066    0.1529 @   0.7283 f
  io_cmd_o[103] (net)                           4      60.4952              0.0000     0.7283 f
  io_cmd_o[103] (out)                                             0.2066    0.0072 @   0.7356 f
  data arrival time                                                                    0.7356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8356


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1657    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0445    0.2116     0.5815 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.7920              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[87] (net)                     8.7920              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 f
  fifo_lo[127] (net)                                    8.7920              0.0000     0.5815 f
  U1917/IN2 (AND2X1)                                              0.0445    0.0001 &   0.5815 f
  U1917/Q (AND2X1)                                                0.1192    0.1110 @   0.6925 f
  io_cmd_o[87] (net)                            4      34.1533              0.0000     0.6925 f
  U1918/INP (NBUFFX2)                                             0.1192   -0.0211 @   0.6714 f
  U1918/Z (NBUFFX2)                                               0.0366    0.0692     0.7407 f
  mem_cmd_o[87] (net)                           1      10.9039              0.0000     0.7407 f
  mem_cmd_o[87] (out)                                             0.0366   -0.0047 &   0.7360 f
  data arrival time                                                                    0.7360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8360


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0452    0.2101     0.5617 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2       9.0785              0.0000     0.5617 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5617 f
  fifo_0__mem_fifo/data_o[13] (net)                     9.0785              0.0000     0.5617 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5617 f
  fifo_lo[11] (net)                                     9.0785              0.0000     0.5617 f
  U1782/IN1 (MUX21X1)                                             0.0452   -0.0035 &   0.5582 f
  U1782/Q (MUX21X1)                                               0.2866    0.1953 @   0.7535 f
  io_cmd_o[13] (net)                            4      87.3253              0.0000     0.7535 f
  U1783/INP (NBUFFX2)                                             0.2866   -0.0856 @   0.6679 f
  U1783/Z (NBUFFX2)                                               0.0379    0.0783     0.7462 f
  mem_cmd_o[13] (net)                           1       5.7322              0.0000     0.7462 f
  mem_cmd_o[13] (out)                                             0.0379   -0.0100 &   0.7362 f
  data arrival time                                                                    0.7362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8362


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0729    0.2050     0.5565 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      17.5731              0.0000     0.5565 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5565 r
  fifo_0__mem_fifo/data_o[12] (net)                    17.5731              0.0000     0.5565 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5565 r
  fifo_lo[10] (net)                                    17.5731              0.0000     0.5565 r
  U1780/IN1 (MUX21X1)                                             0.0729   -0.0097 &   0.5468 r
  U1780/Q (MUX21X1)                                               0.2790    0.1848 @   0.7316 r
  io_cmd_o[12] (net)                            4      82.6800              0.0000     0.7316 r
  io_cmd_o[12] (out)                                              0.2790    0.0047 @   0.7363 r
  data arrival time                                                                    0.7363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8363


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0693    0.2115     0.6012 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      16.2119              0.0000     0.6012 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6012 r
  fifo_0__mem_fifo/data_o[1] (net)                     16.2119              0.0000     0.6012 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6012 r
  fifo_lo[0] (net)                                     16.2119              0.0000     0.6012 r
  U1760/IN1 (MUX21X1)                                             0.0693   -0.0026 &   0.5986 r
  U1760/Q (MUX21X1)                                               0.3081    0.1960 @   0.7946 r
  io_cmd_o[1] (net)                             4      92.3073              0.0000     0.7946 r
  io_cmd_o[1] (out)                                               0.3081   -0.0574 @   0.7372 r
  data arrival time                                                                    0.7372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8372


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0402    0.2084     0.5759 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.8995              0.0000     0.5759 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5759 f
  fifo_1__mem_fifo/data_o[69] (net)                     6.8995              0.0000     0.5759 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5759 f
  fifo_lo[109] (net)                                    6.8995              0.0000     0.5759 f
  U1881/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5759 f
  U1881/Q (AND2X1)                                                0.2136    0.1518 @   0.7277 f
  io_cmd_o[69] (net)                            4      62.5026              0.0000     0.7277 f
  io_cmd_o[69] (out)                                              0.2136    0.0095 @   0.7372 f
  data arrival time                                                                    0.7372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8372


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0587    0.1975     0.5494 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      12.1886              0.0000     0.5494 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5494 r
  fifo_0__mem_fifo/data_o[43] (net)                    12.1886              0.0000     0.5494 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5494 r
  fifo_lo[41] (net)                                    12.1886              0.0000     0.5494 r
  U1842/IN1 (MUX21X1)                                             0.0587    0.0003 &   0.5497 r
  U1842/Q (MUX21X1)                                               0.3478    0.2069 @   0.7566 r
  io_cmd_o[43] (net)                            5     104.4319              0.0000     0.7566 r
  io_cmd_o[43] (out)                                              0.3478   -0.0193 @   0.7374 r
  data arrival time                                                                    0.7374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8374


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0455    0.1912     0.5550 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       7.1279              0.0000     0.5550 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5550 r
  fifo_1__mem_fifo/data_o[94] (net)                     7.1279              0.0000     0.5550 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5550 r
  fifo_lo[134] (net)                                    7.1279              0.0000     0.5550 r
  U1931/IN2 (AND2X1)                                              0.0455    0.0001 &   0.5550 r
  U1931/Q (AND2X1)                                                0.3525    0.1948 @   0.7498 r
  io_cmd_o[94] (net)                            4     109.0181              0.0000     0.7498 r
  io_cmd_o[94] (out)                                              0.3525   -0.0120 @   0.7378 r
  data arrival time                                                                    0.7378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8378


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0689    0.2276     0.5922 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.6226              0.0000     0.5922 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5922 f
  fifo_1__mem_fifo/data_o[85] (net)                    19.6226              0.0000     0.5922 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5922 f
  fifo_lo[125] (net)                                   19.6226              0.0000     0.5922 f
  U1913/IN2 (AND2X1)                                              0.0689   -0.0048 &   0.5873 f
  U1913/Q (AND2X1)                                                0.1094    0.1110 @   0.6983 f
  io_cmd_o[85] (net)                            4      30.7797              0.0000     0.6983 f
  U1914/INP (NBUFFX2)                                             0.1095   -0.0146 @   0.6837 f
  U1914/Z (NBUFFX2)                                               0.0282    0.0614     0.7451 f
  mem_cmd_o[85] (net)                           1       4.8209              0.0000     0.7451 f
  mem_cmd_o[85] (out)                                             0.0282   -0.0072 &   0.7379 f
  data arrival time                                                                    0.7379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8379


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1664    0.0000     0.3648 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0785    0.2335     0.5984 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      23.8811              0.0000     0.5984 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5984 f
  fifo_1__mem_fifo/data_o[119] (net)                   23.8811              0.0000     0.5984 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5984 f
  fifo_lo[159] (net)                                   23.8811              0.0000     0.5984 f
  U1981/IN2 (AND2X1)                                              0.0785   -0.0047 &   0.5937 f
  U1981/Q (AND2X1)                                                0.1123    0.1141 @   0.7078 f
  io_cmd_o[119] (net)                           4      31.6160              0.0000     0.7078 f
  U1982/INP (NBUFFX2)                                             0.1123   -0.0259 @   0.6819 f
  U1982/Z (NBUFFX2)                                               0.0276    0.0612     0.7431 f
  mem_cmd_o[119] (net)                          1       4.1900              0.0000     0.7431 f
  mem_cmd_o[119] (out)                                            0.0276   -0.0048 &   0.7383 f
  data arrival time                                                                    0.7383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8383


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0588    0.1993     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.2108              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.2108              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[161] (net)                                   12.2108              0.0000     0.5652 r
  U1985/IN2 (AND2X1)                                              0.0588   -0.0010 &   0.5642 r
  U1985/Q (AND2X1)                                                0.2167    0.1457 @   0.7099 r
  io_cmd_o[121] (net)                           4      65.7090              0.0000     0.7099 r
  U1986/INP (NBUFFX2)                                             0.2168   -0.0556 @   0.6543 r
  U1986/Z (NBUFFX2)                                               0.0467    0.0905     0.7448 r
  mem_cmd_o[121] (net)                          1      11.5588              0.0000     0.7448 r
  mem_cmd_o[121] (out)                                            0.0467   -0.0064 &   0.7384 r
  data arrival time                                                                    0.7384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8384


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1664    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0349    0.2042     0.5691 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       4.6206              0.0000     0.5691 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5691 f
  fifo_1__mem_fifo/data_o[98] (net)                     4.6206              0.0000     0.5691 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5691 f
  fifo_lo[138] (net)                                    4.6206              0.0000     0.5691 f
  U1939/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5692 f
  U1939/Q (AND2X1)                                                0.1663    0.1292 @   0.6984 f
  io_cmd_o[98] (net)                            4      47.3695              0.0000     0.6984 f
  U1940/INP (NBUFFX2)                                             0.1663   -0.0203 @   0.6781 f
  U1940/Z (NBUFFX2)                                               0.0281    0.0648     0.7429 f
  mem_cmd_o[98] (net)                           1       2.2297              0.0000     0.7429 f
  mem_cmd_o[98] (out)                                             0.0281   -0.0030 &   0.7399 f
  data arrival time                                                                    0.7399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8399


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1658    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0523    0.1957     0.5676 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.7480              0.0000     0.5676 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5676 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.7480              0.0000     0.5676 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5676 r
  fifo_lo[121] (net)                                    9.7480              0.0000     0.5676 r
  U1905/IN2 (AND2X1)                                              0.0523    0.0002 &   0.5678 r
  U1905/Q (AND2X1)                                                0.2640    0.1585 @   0.7263 r
  io_cmd_o[81] (net)                            4      79.6848              0.0000     0.7263 r
  io_cmd_o[81] (out)                                              0.2640    0.0138 @   0.7400 r
  data arrival time                                                                    0.7400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8400


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0713    0.2125     0.6022 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      16.9577              0.0000     0.6022 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6022 r
  fifo_0__mem_fifo/data_o[6] (net)                     16.9577              0.0000     0.6022 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6022 r
  fifo_lo[4] (net)                                     16.9577              0.0000     0.6022 r
  U1768/IN1 (MUX21X1)                                             0.0713   -0.0132 &   0.5890 r
  U1768/Q (MUX21X1)                                               0.3282    0.2034 @   0.7924 r
  io_cmd_o[6] (net)                             4      98.5003              0.0000     0.7924 r
  io_cmd_o[6] (out)                                               0.3282   -0.0523 @   0.7400 r
  data arrival time                                                                    0.7400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8400


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0378    0.2065     0.5724 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2       5.8576              0.0000     0.5724 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5724 f
  fifo_1__mem_fifo/data_o[88] (net)                     5.8576              0.0000     0.5724 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5724 f
  fifo_lo[128] (net)                                    5.8576              0.0000     0.5724 f
  U1919/IN2 (AND2X1)                                              0.0378    0.0001 &   0.5725 f
  U1919/Q (AND2X1)                                                0.2075    0.1525 @   0.7250 f
  io_cmd_o[88] (net)                            4      61.3094              0.0000     0.7250 f
  U1920/INP (NBUFFX2)                                             0.2075   -0.0568 @   0.6682 f
  U1920/Z (NBUFFX2)                                               0.0365    0.0741     0.7423 f
  mem_cmd_o[88] (net)                           1       7.3924              0.0000     0.7423 f
  mem_cmd_o[88] (out)                                             0.0365   -0.0007 &   0.7416 f
  data arrival time                                                                    0.7416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8416


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2467    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0409    0.1953     0.5846 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       5.4983              0.0000     0.5846 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[45] (net)                     5.4983              0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 r
  fifo_lo[92] (net)                                     5.4983              0.0000     0.5846 r
  U1846/IN2 (MUX21X1)                                             0.0409    0.0000 &   0.5847 r
  U1846/Q (MUX21X1)                                               0.3071    0.1902 @   0.7749 r
  io_cmd_o[45] (net)                            4      91.6993              0.0000     0.7749 r
  io_cmd_o[45] (out)                                              0.3071   -0.0328 @   0.7421 r
  data arrival time                                                                    0.7421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8421


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0344    0.2106     0.6001 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       4.4903              0.0000     0.6001 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[1] (net)                      4.4903              0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6001 f
  fifo_lo[49] (net)                                     4.4903              0.0000     0.6001 f
  U1760/IN2 (MUX21X1)                                             0.0344    0.0000 &   0.6001 f
  U1760/Q (MUX21X1)                                               0.2990    0.2005 @   0.8006 f
  io_cmd_o[1] (net)                             4      91.5616              0.0000     0.8006 f
  io_cmd_o[1] (out)                                               0.2990   -0.0580 @   0.7426 f
  data arrival time                                                                    0.7426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8426


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1760    0.0000     0.4071 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0450    0.2128     0.6199 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.0143              0.0000     0.6199 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[33] (net)                     9.0143              0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6199 f
  fifo_lo[80] (net)                                     9.0143              0.0000     0.6199 f
  U1822/IN2 (MUX21X1)                                             0.0450    0.0001 &   0.6200 f
  U1822/Q (MUX21X1)                                               0.2995    0.2016 @   0.8216 f
  io_cmd_o[33] (net)                            4      91.3674              0.0000     0.8216 f
  io_cmd_o[33] (out)                                              0.2995   -0.0782 @   0.7434 f
  data arrival time                                                                    0.7434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8434


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0535    0.2158     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (net)                    12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5674 f
  fifo_lo[36] (net)                                    12.7610              0.0000     0.5674 f
  U1832/IN1 (MUX21X1)                                             0.0535   -0.0049 &   0.5625 f
  U1832/Q (MUX21X1)                                               0.3135    0.2070 @   0.7695 f
  io_cmd_o[38] (net)                            5      95.6599              0.0000     0.7695 f
  io_cmd_o[38] (out)                                              0.3135   -0.0259 @   0.7436 f
  data arrival time                                                                    0.7436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8436


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0603    0.1983     0.5503 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.7878              0.0000     0.5503 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5503 r
  fifo_0__mem_fifo/data_o[39] (net)                    12.7878              0.0000     0.5503 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5503 r
  fifo_lo[37] (net)                                    12.7878              0.0000     0.5503 r
  U1834/IN1 (MUX21X1)                                             0.0603   -0.0022 &   0.5481 r
  U1834/Q (MUX21X1)                                               0.3416    0.2041 @   0.7521 r
  io_cmd_o[39] (net)                            5     102.1612              0.0000     0.7521 r
  io_cmd_o[39] (out)                                              0.3416   -0.0084 @   0.7437 r
  data arrival time                                                                    0.7437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8437


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1658    0.0000     0.3720 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0456    0.2123     0.5843 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.2548              0.0000     0.5843 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[104] (net)                    9.2548              0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5843 f
  fifo_lo[144] (net)                                    9.2548              0.0000     0.5843 f
  U1951/IN2 (AND2X1)                                              0.0456    0.0002 &   0.5845 f
  U1951/Q (AND2X1)                                                0.1220    0.1127 @   0.6972 f
  io_cmd_o[104] (net)                           4      35.0884              0.0000     0.6972 f
  U1952/INP (NBUFFX2)                                             0.1220   -0.0122 @   0.6849 f
  U1952/Z (NBUFFX2)                                               0.0313    0.0651     0.7500 f
  mem_cmd_o[104] (net)                          1       6.5597              0.0000     0.7500 f
  mem_cmd_o[104] (out)                                            0.0313   -0.0056 &   0.7444 f
  data arrival time                                                                    0.7444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8444


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1664    0.0000     0.3646 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0419    0.2099     0.5745 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       7.6432              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[71] (net)                     7.6432              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[111] (net)                                    7.6432              0.0000     0.5745 f
  U1885/IN2 (AND2X1)                                              0.0419    0.0001 &   0.5746 f
  U1885/Q (AND2X1)                                                0.1375    0.1202 @   0.6948 f
  io_cmd_o[71] (net)                            4      40.3483              0.0000     0.6948 f
  U1886/INP (NBUFFX2)                                             0.1376   -0.0143 @   0.6805 f
  U1886/Z (NBUFFX2)                                               0.0347    0.0689     0.7495 f
  mem_cmd_o[71] (net)                           1       8.5296              0.0000     0.7495 f
  mem_cmd_o[71] (out)                                             0.0347   -0.0047 &   0.7448 f
  data arrival time                                                                    0.7448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8448


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0453    0.1982     0.5871 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       7.1287              0.0000     0.5871 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[11] (net)                     7.1287              0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 r
  fifo_lo[58] (net)                                     7.1287              0.0000     0.5871 r
  U1778/IN2 (MUX21X1)                                             0.0453    0.0001 &   0.5872 r
  U1778/Q (MUX21X1)                                               0.2913    0.1865 @   0.7737 r
  io_cmd_o[11] (net)                            4      87.0805              0.0000     0.7737 r
  io_cmd_o[11] (out)                                              0.2913   -0.0283 @   0.7454 r
  data arrival time                                                                    0.7454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8454


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1440    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0699    0.2036     0.5548 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      16.4664              0.0000     0.5548 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5548 r
  fifo_0__mem_fifo/data_o[29] (net)                    16.4664              0.0000     0.5548 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5548 r
  fifo_lo[27] (net)                                    16.4664              0.0000     0.5548 r
  U1814/IN1 (MUX21X1)                                             0.0699   -0.0006 &   0.5542 r
  U1814/Q (MUX21X1)                                               0.3036    0.1925 @   0.7467 r
  io_cmd_o[29] (net)                            4      90.2310              0.0000     0.7467 r
  io_cmd_o[29] (out)                                              0.3036   -0.0009 @   0.7459 r
  data arrival time                                                                    0.7459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8459


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.2467    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0412    0.1955     0.5846 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       5.6228              0.0000     0.5846 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[20] (net)                     5.6228              0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 r
  fifo_lo[67] (net)                                     5.6228              0.0000     0.5846 r
  U1796/IN2 (MUX21X1)                                             0.0412    0.0000 &   0.5847 r
  U1796/Q (MUX21X1)                                               0.2891    0.1838 @   0.7684 r
  io_cmd_o[20] (net)                            4      86.0322              0.0000     0.7684 r
  io_cmd_o[20] (out)                                              0.2891   -0.0224 @   0.7460 r
  data arrival time                                                                    0.7460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8460


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1658    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0512    0.1951     0.5658 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       9.3183              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[86] (net)                     9.3183              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[126] (net)                                    9.3183              0.0000     0.5658 r
  U1915/IN2 (AND2X1)                                              0.0512   -0.0011 &   0.5647 r
  U1915/Q (AND2X1)                                                0.1281    0.1078 @   0.6725 r
  io_cmd_o[86] (net)                            4      37.6337              0.0000     0.6725 r
  U1916/INP (NBUFFX2)                                             0.1282    0.0013 @   0.6737 r
  U1916/Z (NBUFFX2)                                               0.0365    0.0732     0.7469 r
  mem_cmd_o[86] (net)                           1       7.7450              0.0000     0.7469 r
  mem_cmd_o[86] (out)                                             0.0365   -0.0005 &   0.7464 r
  data arrival time                                                                    0.7464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8464


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.2468    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0397    0.2150     0.6042 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.7695              0.0000     0.6042 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6042 f
  fifo_1__mem_fifo/data_o[19] (net)                     6.7695              0.0000     0.6042 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6042 f
  fifo_lo[66] (net)                                     6.7695              0.0000     0.6042 f
  U1794/IN2 (MUX21X1)                                             0.0397    0.0001 &   0.6043 f
  U1794/Q (MUX21X1)                                               0.2929    0.1977 @   0.8020 f
  io_cmd_o[19] (net)                            4      89.1283              0.0000     0.8020 f
  io_cmd_o[19] (out)                                              0.2929   -0.0544 @   0.7476 f
  data arrival time                                                                    0.7476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0364    0.2122     0.6017 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.3524              0.0000     0.6017 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6017 f
  fifo_1__mem_fifo/data_o[6] (net)                      5.3524              0.0000     0.6017 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.6017 f
  fifo_lo[53] (net)                                     5.3524              0.0000     0.6017 f
  U1768/IN2 (MUX21X1)                                             0.0364    0.0001 &   0.6018 f
  U1768/Q (MUX21X1)                                               0.3184    0.2087 @   0.8105 f
  io_cmd_o[6] (net)                             4      97.7546              0.0000     0.8105 f
  io_cmd_o[6] (out)                                               0.3184   -0.0629 @   0.7476 f
  data arrival time                                                                    0.7476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0489    0.1933     0.5568 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.4399              0.0000     0.5568 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[83] (net)                     8.4399              0.0000     0.5568 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5568 r
  fifo_lo[123] (net)                                    8.4399              0.0000     0.5568 r
  U1909/IN2 (AND2X1)                                              0.0489   -0.0006 &   0.5562 r
  U1909/Q (AND2X1)                                                0.1517    0.1132 @   0.6694 r
  io_cmd_o[83] (net)                            4      43.3047              0.0000     0.6694 r
  U1910/INP (NBUFFX2)                                             0.1520    0.0052 @   0.6746 r
  U1910/Z (NBUFFX2)                                               0.0385    0.0772     0.7518 r
  mem_cmd_o[83] (net)                           1       8.1323              0.0000     0.7518 r
  mem_cmd_o[83] (out)                                             0.0385   -0.0041 &   0.7476 r
  data arrival time                                                                    0.7476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.1210    0.2275 @   0.5927 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      33.7052              0.0000     0.5927 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5927 r
  fifo_1__mem_fifo/data_o[118] (net)                   33.7052              0.0000     0.5927 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5927 r
  fifo_lo[158] (net)                                   33.7052              0.0000     0.5927 r
  U1979/IN2 (AND2X1)                                              0.1212   -0.0190 @   0.5738 r
  U1979/Q (AND2X1)                                                0.1436    0.1233 @   0.6971 r
  io_cmd_o[118] (net)                           4      42.5724              0.0000     0.6971 r
  U1980/INP (NBUFFX2)                                             0.1437   -0.0201 @   0.6770 r
  U1980/Z (NBUFFX2)                                               0.0379    0.0759     0.7528 r
  mem_cmd_o[118] (net)                          1       8.0821              0.0000     0.7528 r
  mem_cmd_o[118] (out)                                            0.0379   -0.0049 &   0.7480 r
  data arrival time                                                                    0.7480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8480


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1658    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0472    0.2134     0.5844 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       9.9937              0.0000     0.5844 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[66] (net)                     9.9937              0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 f
  fifo_lo[106] (net)                                    9.9937              0.0000     0.5844 f
  U1875/IN2 (AND2X2)                                              0.0472   -0.0009 &   0.5834 f
  U1875/Q (AND2X2)                                                0.1917    0.1448 @   0.7283 f
  io_cmd_o[66] (net)                            4     103.3709              0.0000     0.7283 f
  io_cmd_o[66] (out)                                              0.1917    0.0203 @   0.7485 f
  data arrival time                                                                    0.7485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8485


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1657    0.0000     0.3702 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0384    0.2070     0.5772 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       6.1405              0.0000     0.5772 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[82] (net)                     6.1405              0.0000     0.5772 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5772 f
  fifo_lo[122] (net)                                    6.1405              0.0000     0.5772 f
  U1907/IN2 (AND2X1)                                              0.0384   -0.0009 &   0.5764 f
  U1907/Q (AND2X1)                                                0.2014    0.1463 @   0.7227 f
  io_cmd_o[82] (net)                            4      58.8951              0.0000     0.7227 f
  U1908/INP (NBUFFX2)                                             0.2014   -0.0422 @   0.6805 f
  U1908/Z (NBUFFX2)                                               0.0435    0.0799     0.7604 f
  mem_cmd_o[82] (net)                           1      13.3021              0.0000     0.7604 f
  mem_cmd_o[82] (out)                                             0.0435   -0.0118 &   0.7486 f
  data arrival time                                                                    0.7486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8486


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0434    0.1912     0.5980 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       6.3981              0.0000     0.5980 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5980 r
  fifo_1__mem_fifo/data_o[40] (net)                     6.3981              0.0000     0.5980 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5980 r
  fifo_lo[87] (net)                                     6.3981              0.0000     0.5980 r
  U1836/IN2 (MUX21X1)                                             0.0434    0.0000 &   0.5980 r
  U1836/Q (MUX21X1)                                               0.3433    0.2035 @   0.8015 r
  io_cmd_o[40] (net)                            5     102.9518              0.0000     0.8015 r
  io_cmd_o[40] (out)                                              0.3433   -0.0527 @   0.7488 r
  data arrival time                                                                    0.7488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8488


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1658    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0510    0.1950     0.5665 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       9.2366              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[79] (net)                     9.2366              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5665 r
  fifo_lo[119] (net)                                    9.2366              0.0000     0.5665 r
  U1901/IN2 (AND2X1)                                              0.0510   -0.0017 &   0.5648 r
  U1901/Q (AND2X1)                                                0.1747    0.1228 @   0.6876 r
  io_cmd_o[79] (net)                            4      50.7145              0.0000     0.6876 r
  U1902/INP (NBUFFX2)                                             0.1754   -0.0147 @   0.6730 r
  U1902/Z (NBUFFX2)                                               0.0501    0.0887 @   0.7616 r
  mem_cmd_o[79] (net)                           1      16.3124              0.0000     0.7616 r
  mem_cmd_o[79] (out)                                             0.0501   -0.0125 @   0.7491 r
  data arrival time                                                                    0.7491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8491


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1664    0.0000     0.3662 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0382    0.1870     0.5531 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.4890              0.0000     0.5531 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5531 r
  fifo_1__mem_fifo/data_o[65] (net)                     4.4890              0.0000     0.5531 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5531 r
  fifo_lo[105] (net)                                    4.4890              0.0000     0.5531 r
  U1873/IN2 (AND2X1)                                              0.0382    0.0000 &   0.5532 r
  U1873/Q (AND2X1)                                                0.1864    0.1307 @   0.6839 r
  io_cmd_o[65] (net)                            4      56.0978              0.0000     0.6839 r
  U1874/INP (NBUFFX2)                                             0.1865   -0.0230 @   0.6609 r
  U1874/Z (NBUFFX2)                                               0.0527    0.0917 @   0.7526 r
  mem_cmd_o[65] (net)                           1      18.0640              0.0000     0.7526 r
  mem_cmd_o[65] (out)                                             0.0528   -0.0031 @   0.7495 r
  data arrival time                                                                    0.7495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8495


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1440    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0563    0.2177     0.5696 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      14.0031              0.0000     0.5696 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5696 f
  fifo_0__mem_fifo/data_o[36] (net)                    14.0031              0.0000     0.5696 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5696 f
  fifo_lo[34] (net)                                    14.0031              0.0000     0.5696 f
  U1828/IN1 (MUX21X1)                                             0.0563   -0.0044 &   0.5652 f
  U1828/Q (MUX21X1)                                               0.3396    0.2181 @   0.7833 f
  io_cmd_o[36] (net)                            5     104.0126              0.0000     0.7833 f
  io_cmd_o[36] (out)                                              0.3396   -0.0335 @   0.7498 f
  data arrival time                                                                    0.7498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8498


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1658    0.0000     0.3711 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0408    0.2089     0.5800 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       7.1430              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[112] (net)                    7.1430              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5800 f
  fifo_lo[152] (net)                                    7.1430              0.0000     0.5800 f
  U1967/IN2 (AND2X1)                                              0.0408   -0.0014 &   0.5786 f
  U1967/Q (AND2X1)                                                0.1292    0.1155 @   0.6941 f
  io_cmd_o[112] (net)                           4      37.5403              0.0000     0.6941 f
  U1968/INP (NBUFFX2)                                             0.1292   -0.0058 @   0.6883 f
  U1968/Z (NBUFFX2)                                               0.0317    0.0660     0.7544 f
  mem_cmd_o[112] (net)                          1       6.4800              0.0000     0.7544 f
  mem_cmd_o[112] (out)                                            0.0317   -0.0042 &   0.7501 f
  data arrival time                                                                    0.7501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8501


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0530    0.1955     0.5594 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       9.9936              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[102] (net)                    9.9936              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5594 r
  fifo_lo[142] (net)                                    9.9936              0.0000     0.5594 r
  U1947/IN2 (AND2X1)                                              0.0530   -0.0015 &   0.5578 r
  U1947/Q (AND2X1)                                                0.1868    0.1273 @   0.6852 r
  io_cmd_o[102] (net)                           4      54.3683              0.0000     0.6852 r
  U1948/INP (NBUFFX2)                                             0.1876   -0.0122 @   0.6729 r
  U1948/Z (NBUFFX2)                                               0.0439    0.0851     0.7581 r
  mem_cmd_o[102] (net)                          1      10.6758              0.0000     0.7581 r
  mem_cmd_o[102] (out)                                            0.0439   -0.0068 &   0.7513 r
  data arrival time                                                                    0.7513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8513


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0583    0.2191     0.5711 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      14.9213              0.0000     0.5711 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5711 f
  fifo_0__mem_fifo/data_o[31] (net)                    14.9213              0.0000     0.5711 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5711 f
  fifo_lo[29] (net)                                    14.9213              0.0000     0.5711 f
  U1818/IN1 (MUX21X1)                                             0.0583   -0.0033 &   0.5678 f
  U1818/Q (MUX21X1)                                               0.3000    0.2038 @   0.7716 f
  io_cmd_o[31] (net)                            4      91.8195              0.0000     0.7716 f
  io_cmd_o[31] (out)                                              0.3000   -0.0186 @   0.7530 f
  data arrival time                                                                    0.7530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8530


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0666    0.2101     0.5998 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      15.1875              0.0000     0.5998 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[45] (net)                    15.1875              0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5998 r
  fifo_lo[43] (net)                                    15.1875              0.0000     0.5998 r
  U1846/IN1 (MUX21X1)                                             0.0666   -0.0081 &   0.5917 r
  U1846/Q (MUX21X1)                                               0.3071    0.1941 @   0.7858 r
  io_cmd_o[45] (net)                            4      91.6993              0.0000     0.7858 r
  io_cmd_o[45] (out)                                              0.3071   -0.0328 @   0.7531 r
  data arrival time                                                                    0.7531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0484    0.1935     0.5639 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       8.2565              0.0000     0.5639 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[92] (net)                     8.2565              0.0000     0.5639 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5639 r
  fifo_lo[132] (net)                                    8.2565              0.0000     0.5639 r
  U1927/IN2 (AND2X1)                                              0.0484    0.0001 &   0.5640 r
  U1927/Q (AND2X1)                                                0.1825    0.1254 @   0.6894 r
  io_cmd_o[92] (net)                            4      53.1547              0.0000     0.6894 r
  U1928/INP (NBUFFX2)                                             0.1833   -0.0119 @   0.6775 r
  U1928/Z (NBUFFX2)                                               0.0446    0.0853     0.7627 r
  mem_cmd_o[92] (net)                           1      11.4217              0.0000     0.7627 r
  mem_cmd_o[92] (out)                                             0.0446   -0.0092 &   0.7535 r
  data arrival time                                                                    0.7535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8535


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0572    0.2184     0.5695 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      14.4320              0.0000     0.5695 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5695 f
  fifo_0__mem_fifo/data_o[32] (net)                    14.4320              0.0000     0.5695 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5695 f
  fifo_lo[30] (net)                                    14.4320              0.0000     0.5695 f
  U1820/IN1 (MUX21X1)                                             0.0572   -0.0012 &   0.5683 f
  U1820/Q (MUX21X1)                                               0.3174    0.2106 @   0.7790 f
  io_cmd_o[32] (net)                            4      97.3364              0.0000     0.7790 f
  io_cmd_o[32] (out)                                              0.3174   -0.0254 @   0.7535 f
  data arrival time                                                                    0.7535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8535


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0487    0.1937     0.5641 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.3619              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.3619              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[153] (net)                                    8.3619              0.0000     0.5641 r
  U1969/IN2 (AND2X1)                                              0.0487   -0.0005 &   0.5635 r
  U1969/Q (AND2X1)                                                0.1452    0.1095 @   0.6731 r
  io_cmd_o[113] (net)                           4      40.7442              0.0000     0.6731 r
  U1970/INP (NBUFFX2)                                             0.1457    0.0051 @   0.6782 r
  U1970/Z (NBUFFX2)                                               0.0422    0.0794     0.7575 r
  mem_cmd_o[113] (net)                          1      11.2121              0.0000     0.7575 r
  mem_cmd_o[113] (out)                                            0.0422   -0.0040 &   0.7536 r
  data arrival time                                                                    0.7536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8536


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0540    0.2161     0.5681 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      12.9817              0.0000     0.5681 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5681 f
  fifo_0__mem_fifo/data_o[24] (net)                    12.9817              0.0000     0.5681 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5681 f
  fifo_lo[22] (net)                                    12.9817              0.0000     0.5681 f
  U1804/IN1 (MUX21X1)                                             0.0540   -0.0053 &   0.5628 f
  U1804/Q (MUX21X1)                                               0.3175    0.2078 @   0.7706 f
  io_cmd_o[24] (net)                            5      96.6669              0.0000     0.7706 f
  io_cmd_o[24] (out)                                              0.3175   -0.0163 @   0.7543 f
  data arrival time                                                                    0.7543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8543


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1658    0.0000     0.3722 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0513    0.1951     0.5673 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.3601              0.0000     0.5673 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5673 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.3601              0.0000     0.5673 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5673 r
  fifo_lo[150] (net)                                    9.3601              0.0000     0.5673 r
  U1963/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5675 r
  U1963/Q (AND2X1)                                                0.1937    0.1322 @   0.6997 r
  io_cmd_o[110] (net)                           4      57.7388              0.0000     0.6997 r
  U1964/INP (NBUFFX2)                                             0.1937   -0.0194 @   0.6803 r
  U1964/Z (NBUFFX2)                                               0.0419    0.0842     0.7645 r
  mem_cmd_o[110] (net)                          1       8.9261              0.0000     0.7645 r
  mem_cmd_o[110] (out)                                            0.0419   -0.0100 &   0.7545 r
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1441    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0409    0.1870     0.5380 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.4616              0.0000     0.5380 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5380 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.4616              0.0000     0.5380 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5380 r
  fifo_lo[14] (net)                                     5.4616              0.0000     0.5380 r
  U1788/IN1 (MUX21X2)                                             0.0409    0.0000 &   0.5380 r
  U1788/Q (MUX21X2)                                               0.2568    0.1664 @   0.7044 r
  n2675 (net)                                   4     134.6865              0.0000     0.7044 r
  mem_cmd_o[16] (out)                                             0.2568    0.0510 @   0.7554 r
  data arrival time                                                                    0.7554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8554


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0459    0.1920     0.5594 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.3038              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[76] (net)                     7.3038              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5594 r
  fifo_lo[116] (net)                                    7.3038              0.0000     0.5594 r
  U1895/IN2 (AND2X1)                                              0.0459   -0.0017 &   0.5577 r
  U1895/Q (AND2X1)                                                0.2010    0.1344 @   0.6920 r
  io_cmd_o[76] (net)                            4      60.1160              0.0000     0.6920 r
  U1896/INP (NBUFFX2)                                             0.2010   -0.0211 @   0.6710 r
  U1896/Z (NBUFFX2)                                               0.0447    0.0872     0.7582 r
  mem_cmd_o[76] (net)                           1      10.7094              0.0000     0.7582 r
  mem_cmd_o[76] (out)                                             0.0447   -0.0024 &   0.7558 r
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0386    0.1873     0.5532 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       4.6524              0.0000     0.5532 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[60] (net)                     4.6524              0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5532 r
  fifo_lo[100] (net)                                    4.6524              0.0000     0.5532 r
  U1863/IN2 (AND2X1)                                              0.0386    0.0000 &   0.5532 r
  U1863/Q (AND2X1)                                                0.1881    0.1314 @   0.6846 r
  io_cmd_o[60] (net)                            4      56.5697              0.0000     0.6846 r
  U1864/INP (NBUFFX2)                                             0.1882   -0.0223 @   0.6623 r
  U1864/Z (NBUFFX2)                                               0.0553    0.0936 @   0.7559 r
  mem_cmd_o[60] (net)                           1      20.2125              0.0000     0.7559 r
  mem_cmd_o[60] (out)                                             0.0554    0.0005 @   0.7564 r
  data arrival time                                                                    0.7564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8564


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0614    0.2297     0.6194 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      16.3319              0.0000     0.6194 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[6] (net)                     16.3319              0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6194 f
  fifo_lo[4] (net)                                     16.3319              0.0000     0.6194 f
  U1768/IN1 (MUX21X1)                                             0.0614   -0.0122 &   0.6072 f
  U1768/Q (MUX21X1)                                               0.3184    0.2121 @   0.8194 f
  io_cmd_o[6] (net)                             4      97.7546              0.0000     0.8194 f
  io_cmd_o[6] (out)                                               0.3184   -0.0629 @   0.7565 f
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0400    0.2083     0.5786 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       6.8112              0.0000     0.5786 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[74] (net)                     6.8112              0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5786 f
  fifo_lo[114] (net)                                    6.8112              0.0000     0.5786 f
  U1891/IN2 (AND2X1)                                              0.0400    0.0001 &   0.5786 f
  U1891/Q (AND2X1)                                                0.2825    0.1833 @   0.7620 f
  io_cmd_o[74] (net)                            4      83.7159              0.0000     0.7620 f
  io_cmd_o[74] (out)                                              0.2825   -0.0051 @   0.7569 f
  data arrival time                                                                    0.7569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1175    0.2264 @   0.5916 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      32.7303              0.0000     0.5916 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5916 r
  fifo_1__mem_fifo/data_o[115] (net)                   32.7303              0.0000     0.5916 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5916 r
  fifo_lo[155] (net)                                   32.7303              0.0000     0.5916 r
  U1973/IN2 (AND2X1)                                              0.1176   -0.0183 @   0.5733 r
  U1973/Q (AND2X1)                                                0.1364    0.1194 @   0.6927 r
  io_cmd_o[115] (net)                           4      40.0046              0.0000     0.6927 r
  U1974/INP (NBUFFX2)                                             0.1365   -0.0159 @   0.6768 r
  U1974/Z (NBUFFX2)                                               0.0441    0.0797     0.7565 r
  mem_cmd_o[115] (net)                          1      12.9404              0.0000     0.7565 r
  mem_cmd_o[115] (out)                                            0.0441    0.0006 &   0.7571 r
  data arrival time                                                                    0.7571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8571


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0515    0.2164     0.5822 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.8931              0.0000     0.5822 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.8931              0.0000     0.5822 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5822 f
  fifo_lo[161] (net)                                   11.8931              0.0000     0.5822 f
  U1985/IN2 (AND2X1)                                              0.0515   -0.0008 &   0.5814 f
  U1985/Q (AND2X1)                                                0.2176    0.1618 @   0.7432 f
  io_cmd_o[121] (net)                           4      64.9633              0.0000     0.7432 f
  U1986/INP (NBUFFX2)                                             0.2176   -0.0596 @   0.6835 f
  U1986/Z (NBUFFX2)                                               0.0421    0.0795     0.7630 f
  mem_cmd_o[121] (net)                          1      11.5588              0.0000     0.7630 f
  mem_cmd_o[121] (out)                                            0.0421   -0.0059 &   0.7571 f
  data arrival time                                                                    0.7571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8571


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1441    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0486    0.1918     0.5431 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       8.2803              0.0000     0.5431 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 r
  fifo_0__mem_fifo/data_o[19] (net)                     8.2803              0.0000     0.5431 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 r
  fifo_lo[17] (net)                                     8.2803              0.0000     0.5431 r
  U1794/IN1 (MUX21X1)                                             0.0486   -0.0015 &   0.5415 r
  U1794/Q (MUX21X1)                                               0.3013    0.1880 @   0.7295 r
  io_cmd_o[19] (net)                            4      89.8740              0.0000     0.7295 r
  U1795/INP (NBUFFX2)                                             0.3013   -0.0543 @   0.6752 r
  U1795/Z (NBUFFX2)                                               0.0396    0.0915     0.7667 r
  mem_cmd_o[19] (net)                           1       2.4561              0.0000     0.7667 r
  mem_cmd_o[19] (out)                                             0.0396   -0.0087 &   0.7580 r
  data arrival time                                                                    0.7580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8580


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0421    0.1960     0.5855 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2       5.9542              0.0000     0.5855 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[4] (net)                      5.9542              0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5855 r
  fifo_lo[51] (net)                                     5.9542              0.0000     0.5855 r
  U1764/IN2 (MUX21X1)                                             0.0421    0.0001 &   0.5856 r
  U1764/Q (MUX21X1)                                               0.3107    0.1908 @   0.7764 r
  io_cmd_o[4] (net)                             4      92.5005              0.0000     0.7764 r
  io_cmd_o[4] (out)                                               0.3107   -0.0179 @   0.7585 r
  data arrival time                                                                    0.7585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8585


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0417    0.1874     0.5388 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.7535              0.0000     0.5388 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5388 r
  fifo_0__mem_fifo/data_o[8] (net)                      5.7535              0.0000     0.5388 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5388 r
  fifo_lo[6] (net)                                      5.7535              0.0000     0.5388 r
  U1772/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5389 r
  U1772/Q (MUX21X1)                                               0.0331    0.0713     0.6102 r
  n2676 (net)                                   1       2.1278              0.0000     0.6102 r
  icc_place1914/INP (NBUFFX2)                                     0.0331    0.0000 &   0.6102 r
  icc_place1914/Z (NBUFFX2)                                       0.2319    0.1184 @   0.7286 r
  mem_cmd_o[8] (net)                            4     130.5627              0.0000     0.7286 r
  mem_cmd_o[8] (out)                                              0.2319    0.0318 @   0.7604 r
  data arrival time                                                                    0.7604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8604


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1435    0.0000     0.3509 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0717    0.2044     0.5553 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      17.1363              0.0000     0.5553 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5553 r
  fifo_0__mem_fifo/data_o[35] (net)                    17.1363              0.0000     0.5553 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5553 r
  fifo_lo[33] (net)                                    17.1363              0.0000     0.5553 r
  U1826/IN1 (MUX21X1)                                             0.0717   -0.0148 &   0.5405 r
  U1826/Q (MUX21X1)                                               0.3168    0.1967 @   0.7372 r
  io_cmd_o[35] (net)                            5      94.0464              0.0000     0.7372 r
  io_cmd_o[35] (out)                                              0.3168    0.0234 @   0.7606 r
  data arrival time                                                                    0.7606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8606


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1658    0.0000     0.3713 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0478    0.1932     0.5644 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       8.0236              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[59] (net)                     8.0236              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5644 r
  fifo_lo[99] (net)                                     8.0236              0.0000     0.5644 r
  U1861/IN2 (AND2X1)                                              0.0478   -0.0018 &   0.5627 r
  U1861/Q (AND2X1)                                                0.1636    0.1177 @   0.6804 r
  io_cmd_o[59] (net)                            4      47.1298              0.0000     0.6804 r
  U1862/INP (NBUFFX2)                                             0.1641    0.0057 @   0.6861 r
  U1862/Z (NBUFFX2)                                               0.0349    0.0756     0.7617 r
  mem_cmd_o[59] (net)                           1       4.9094              0.0000     0.7617 r
  mem_cmd_o[59] (out)                                             0.0349   -0.0010 &   0.7607 r
  data arrival time                                                                    0.7607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8607


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0508    0.2140     0.5659 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      11.5628              0.0000     0.5659 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5659 f
  fifo_0__mem_fifo/data_o[43] (net)                    11.5628              0.0000     0.5659 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5659 f
  fifo_lo[41] (net)                                    11.5628              0.0000     0.5659 f
  U1842/IN1 (MUX21X1)                                             0.0508    0.0003 &   0.5662 f
  U1842/Q (MUX21X1)                                               0.3359    0.2165 @   0.7827 f
  io_cmd_o[43] (net)                            5     103.0838              0.0000     0.7827 f
  io_cmd_o[43] (out)                                              0.3359   -0.0220 @   0.7607 f
  data arrival time                                                                    0.7607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8607


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0422    0.1891     0.5525 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.9523              0.0000     0.5525 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5525 r
  fifo_1__mem_fifo/data_o[90] (net)                     5.9523              0.0000     0.5525 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5525 r
  fifo_lo[130] (net)                                    5.9523              0.0000     0.5525 r
  U1923/IN2 (AND2X1)                                              0.0422    0.0000 &   0.5526 r
  U1923/Q (AND2X1)                                                0.2083    0.1358 @   0.6884 r
  io_cmd_o[90] (net)                            4      61.8105              0.0000     0.6884 r
  U1924/INP (NBUFFX2)                                             0.2091   -0.0035 @   0.6849 r
  U1924/Z (NBUFFX2)                                               0.0462    0.0893     0.7741 r
  mem_cmd_o[90] (net)                           1      11.5203              0.0000     0.7741 r
  mem_cmd_o[90] (out)                                             0.0462   -0.0126 &   0.7615 r
  data arrival time                                                                    0.7615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8615


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0457    0.1920     0.5579 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       7.2330              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[73] (net)                     7.2330              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[113] (net)                                    7.2330              0.0000     0.5579 r
  U1889/IN2 (AND2X1)                                              0.0457   -0.0012 &   0.5567 r
  U1889/Q (AND2X1)                                                0.2213    0.1456 @   0.7023 r
  io_cmd_o[73] (net)                            4      67.0494              0.0000     0.7023 r
  U1890/INP (NBUFFX2)                                             0.2214   -0.0250 @   0.6773 r
  U1890/Z (NBUFFX2)                                               0.0411    0.0864     0.7637 r
  mem_cmd_o[73] (net)                           1       7.0577              0.0000     0.7637 r
  mem_cmd_o[73] (out)                                             0.0411   -0.0018 &   0.7619 r
  data arrival time                                                                    0.7619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8619


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0597    0.2287     0.6184 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      15.5861              0.0000     0.6184 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6184 f
  fifo_0__mem_fifo/data_o[1] (net)                     15.5861              0.0000     0.6184 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6184 f
  fifo_lo[0] (net)                                     15.5861              0.0000     0.6184 f
  U1760/IN1 (MUX21X1)                                             0.0597   -0.0022 &   0.6162 f
  U1760/Q (MUX21X1)                                               0.2990    0.2040 @   0.8202 f
  io_cmd_o[1] (net)                             4      91.5616              0.0000     0.8202 f
  io_cmd_o[1] (out)                                               0.2990   -0.0580 @   0.7622 f
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0412    0.1871     0.5382 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       5.5668              0.0000     0.5382 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5382 r
  fifo_0__mem_fifo/data_o[18] (net)                     5.5668              0.0000     0.5382 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5382 r
  fifo_lo[16] (net)                                     5.5668              0.0000     0.5382 r
  U1792/IN1 (MUX21X1)                                             0.0412    0.0000 &   0.5383 r
  U1792/Q (MUX21X1)                                               0.3449    0.2022 @   0.7405 r
  io_cmd_o[18] (net)                            4     103.6123              0.0000     0.7405 r
  U1793/INP (NBUFFX2)                                             0.3449   -0.0722 @   0.6682 r
  U1793/Z (NBUFFX2)                                               0.0420    0.0965     0.7647 r
  mem_cmd_o[18] (net)                           1       2.6860              0.0000     0.7647 r
  mem_cmd_o[18] (out)                                             0.0420   -0.0023 &   0.7624 r
  data arrival time                                                                    0.7624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8624


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0498    0.1943     0.5646 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       8.7746              0.0000     0.5646 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[97] (net)                     8.7746              0.0000     0.5646 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5646 r
  fifo_lo[137] (net)                                    8.7746              0.0000     0.5646 r
  U1937/IN2 (AND2X1)                                              0.0498   -0.0018 &   0.5629 r
  U1937/Q (AND2X1)                                                0.1996    0.1343 @   0.6972 r
  io_cmd_o[97] (net)                            4      59.6449              0.0000     0.6972 r
  U1938/INP (NBUFFX2)                                             0.1996   -0.0117 @   0.6854 r
  U1938/Z (NBUFFX2)                                               0.0415    0.0845     0.7699 r
  mem_cmd_o[97] (net)                           1       8.3498              0.0000     0.7699 r
  mem_cmd_o[97] (out)                                             0.0415   -0.0069 &   0.7630 r
  data arrival time                                                                    0.7630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.1069    0.2238 @   0.5896 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      30.6066              0.0000     0.5896 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[116] (net)                   30.6066              0.0000     0.5896 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5896 r
  fifo_lo[156] (net)                                   30.6066              0.0000     0.5896 r
  U1975/IN2 (AND2X1)                                              0.1070   -0.0053 @   0.5843 r
  U1975/Q (AND2X1)                                                0.3192    0.1912 @   0.7755 r
  io_cmd_o[116] (net)                           4      98.8781              0.0000     0.7755 r
  io_cmd_o[116] (out)                                             0.3192   -0.0116 @   0.7639 r
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0583    0.1991     0.5650 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      12.0387              0.0000     0.5650 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[89] (net)                    12.0387              0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5650 r
  fifo_lo[129] (net)                                   12.0387              0.0000     0.5650 r
  U1921/IN2 (AND2X1)                                              0.0583   -0.0035 &   0.5615 r
  U1921/Q (AND2X1)                                                0.1762    0.1275 @   0.6890 r
  io_cmd_o[89] (net)                            4      51.9784              0.0000     0.6890 r
  U1922/INP (NBUFFX2)                                             0.1764   -0.0138 @   0.6752 r
  U1922/Z (NBUFFX2)                                               0.0512    0.0895 @   0.7646 r
  mem_cmd_o[89] (net)                           1      17.2313              0.0000     0.7646 r
  mem_cmd_o[89] (out)                                             0.0512   -0.0002 @   0.7645 r
  data arrival time                                                                    0.7645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8645


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0391    0.2145     0.6034 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       6.5401              0.0000     0.6034 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[11] (net)                     6.5401              0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6034 f
  fifo_lo[58] (net)                                     6.5401              0.0000     0.6034 f
  U1778/IN2 (MUX21X1)                                             0.0391    0.0001 &   0.6035 f
  U1778/Q (MUX21X1)                                               0.2830    0.1946 @   0.7981 f
  io_cmd_o[11] (net)                            4      86.3348              0.0000     0.7981 f
  io_cmd_o[11] (out)                                              0.2830   -0.0334 @   0.7647 f
  data arrival time                                                                    0.7647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8647


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0629    0.2219     0.5735 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      16.9473              0.0000     0.5735 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5735 f
  fifo_0__mem_fifo/data_o[12] (net)                    16.9473              0.0000     0.5735 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5735 f
  fifo_lo[10] (net)                                    16.9473              0.0000     0.5735 f
  U1780/IN1 (MUX21X1)                                             0.0629   -0.0090 &   0.5645 f
  U1780/Q (MUX21X1)                                               0.2707    0.1910 @   0.7555 f
  io_cmd_o[12] (net)                            4      81.9343              0.0000     0.7555 f
  io_cmd_o[12] (out)                                              0.2707    0.0092 @   0.7647 f
  data arrival time                                                                    0.7647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8647


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0542    0.1967     0.5671 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      10.4420              0.0000     0.5671 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[109] (net)                   10.4420              0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5671 r
  fifo_lo[149] (net)                                   10.4420              0.0000     0.5671 r
  U1961/IN2 (AND2X1)                                              0.0542    0.0002 &   0.5673 r
  U1961/Q (AND2X1)                                                0.1917    0.1316 @   0.6988 r
  io_cmd_o[109] (net)                           4      57.0260              0.0000     0.6988 r
  U1962/INP (NBUFFX2)                                             0.1917   -0.0113 @   0.6875 r
  U1962/Z (NBUFFX2)                                               0.0416    0.0837     0.7712 r
  mem_cmd_o[109] (net)                          1       8.7259              0.0000     0.7712 r
  mem_cmd_o[109] (out)                                            0.0416   -0.0065 &   0.7648 r
  data arrival time                                                                    0.7648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8648


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1658    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0450    0.2119     0.5826 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       9.0005              0.0000     0.5826 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[86] (net)                     9.0005              0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 f
  fifo_lo[126] (net)                                    9.0005              0.0000     0.5826 f
  U1915/IN2 (AND2X1)                                              0.0450   -0.0010 &   0.5817 f
  U1915/Q (AND2X1)                                                0.1271    0.1154 @   0.6970 f
  io_cmd_o[86] (net)                            4      36.8879              0.0000     0.6970 f
  U1916/INP (NBUFFX2)                                             0.1272    0.0012 @   0.6983 f
  U1916/Z (NBUFFX2)                                               0.0332    0.0671     0.7654 f
  mem_cmd_o[86] (net)                           1       7.7450              0.0000     0.7654 f
  mem_cmd_o[86] (out)                                             0.0332   -0.0004 &   0.7649 f
  data arrival time                                                                    0.7649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8649


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0522    0.1938     0.5458 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.6899              0.0000     0.5458 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5458 r
  fifo_1__mem_fifo/data_o[16] (net)                     9.6899              0.0000     0.5458 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5458 r
  fifo_lo[63] (net)                                     9.6899              0.0000     0.5458 r
  U1788/IN2 (MUX21X2)                                             0.0522   -0.0009 &   0.5450 r
  U1788/Q (MUX21X2)                                               0.2568    0.1707 @   0.7157 r
  n2675 (net)                                   4     134.6865              0.0000     0.7157 r
  mem_cmd_o[16] (out)                                             0.2568    0.0510 @   0.7667 r
  data arrival time                                                                    0.7667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3639     0.3639
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1590    0.0000     0.3639 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0513    0.1945     0.5585 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.3246              0.0000     0.5585 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.3246              0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5585 r
  fifo_lo[146] (net)                                    9.3246              0.0000     0.5585 r
  U1955/IN2 (AND2X1)                                              0.0513    0.0002 &   0.5586 r
  U1955/Q (AND2X1)                                                0.1861    0.1290 @   0.6876 r
  io_cmd_o[106] (net)                           4      55.2393              0.0000     0.6876 r
  U1956/INP (NBUFFX2)                                             0.1861    0.0053 @   0.6930 r
  U1956/Z (NBUFFX2)                                               0.0432    0.0844     0.7774 r
  mem_cmd_o[106] (net)                          1      10.2302              0.0000     0.7774 r
  mem_cmd_o[106] (out)                                            0.0432   -0.0105 &   0.7669 r
  data arrival time                                                                    0.7669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8669


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1664    0.0000     0.3662 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0339    0.2034     0.5695 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.1713              0.0000     0.5695 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5695 f
  fifo_1__mem_fifo/data_o[65] (net)                     4.1713              0.0000     0.5695 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5695 f
  fifo_lo[105] (net)                                    4.1713              0.0000     0.5695 f
  U1873/IN2 (AND2X1)                                              0.0339    0.0000 &   0.5696 f
  U1873/Q (AND2X1)                                                0.1867    0.1425 @   0.7121 f
  io_cmd_o[65] (net)                            4      55.3520              0.0000     0.7121 f
  U1874/INP (NBUFFX2)                                             0.1867   -0.0247 @   0.6873 f
  U1874/Z (NBUFFX2)                                               0.0481    0.0827 @   0.7701 f
  mem_cmd_o[65] (net)                           1      18.0640              0.0000     0.7701 f
  mem_cmd_o[65] (out)                                             0.0481   -0.0030 @   0.7671 f
  data arrival time                                                                    0.7671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8671


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0496    0.1942     0.5584 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       8.7093              0.0000     0.5584 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[62] (net)                     8.7093              0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5584 r
  fifo_lo[102] (net)                                    8.7093              0.0000     0.5584 r
  U1867/IN2 (AND2X1)                                              0.0496    0.0000 &   0.5585 r
  U1867/Q (AND2X1)                                                0.1899    0.1281 @   0.6866 r
  io_cmd_o[62] (net)                            4      55.3732              0.0000     0.6866 r
  U1868/INP (NBUFFX2)                                             0.1905    0.0028 @   0.6894 r
  U1868/Z (NBUFFX2)                                               0.0385    0.0812     0.7705 r
  mem_cmd_o[62] (net)                           1       6.4894              0.0000     0.7705 r
  mem_cmd_o[62] (out)                                             0.0385   -0.0030 &   0.7675 r
  data arrival time                                                                    0.7675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8675


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1441    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0420    0.2080     0.5593 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       7.6545              0.0000     0.5593 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5593 f
  fifo_0__mem_fifo/data_o[19] (net)                     7.6545              0.0000     0.5593 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5593 f
  fifo_lo[17] (net)                                     7.6545              0.0000     0.5593 f
  U1794/IN1 (MUX21X1)                                             0.0420   -0.0014 &   0.5579 f
  U1794/Q (MUX21X1)                                               0.2929    0.1967 @   0.7545 f
  io_cmd_o[19] (net)                            4      89.1283              0.0000     0.7545 f
  U1795/INP (NBUFFX2)                                             0.2929   -0.0544 @   0.7001 f
  U1795/Z (NBUFFX2)                                               0.0341    0.0750     0.7751 f
  mem_cmd_o[19] (net)                           1       2.4561              0.0000     0.7751 f
  mem_cmd_o[19] (out)                                             0.0341   -0.0075 &   0.7677 f
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0521    0.2149     0.5668 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.1620              0.0000     0.5668 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5668 f
  fifo_0__mem_fifo/data_o[39] (net)                    12.1620              0.0000     0.5668 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5668 f
  fifo_lo[37] (net)                                    12.1620              0.0000     0.5668 f
  U1834/IN1 (MUX21X1)                                             0.0521   -0.0020 &   0.5648 f
  U1834/Q (MUX21X1)                                               0.3294    0.2130 @   0.7778 f
  io_cmd_o[39] (net)                            5     100.6767              0.0000     0.7778 f
  io_cmd_o[39] (out)                                              0.3294   -0.0096 @   0.7681 f
  data arrival time                                                                    0.7681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8681


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2467    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0353    0.2115     0.6009 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       4.9097              0.0000     0.6009 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[45] (net)                     4.9097              0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6009 f
  fifo_lo[92] (net)                                     4.9097              0.0000     0.6009 f
  U1846/IN2 (MUX21X1)                                             0.0353    0.0000 &   0.6009 f
  U1846/Q (MUX21X1)                                               0.2982    0.1992 @   0.8001 f
  io_cmd_o[45] (net)                            4      90.9535              0.0000     0.8001 f
  io_cmd_o[45] (out)                                              0.2982   -0.0319 @   0.7682 f
  data arrival time                                                                    0.7682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8682


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3634     0.3634
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1590    0.0000     0.3634 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0382    0.2063     0.5697 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       6.0331              0.0000     0.5697 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5697 f
  fifo_1__mem_fifo/data_o[93] (net)                     6.0331              0.0000     0.5697 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5697 f
  fifo_lo[133] (net)                                    6.0331              0.0000     0.5697 f
  U1929/IN2 (AND2X1)                                              0.0382    0.0000 &   0.5697 f
  U1929/Q (AND2X1)                                                0.2851    0.1829 @   0.7526 f
  io_cmd_o[93] (net)                            4      84.0002              0.0000     0.7526 f
  io_cmd_o[93] (out)                                              0.2851    0.0157 @   0.7683 f
  data arrival time                                                                    0.7683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1658    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0434    0.1904     0.5618 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.4026              0.0000     0.5618 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5618 r
  fifo_1__mem_fifo/data_o[68] (net)                     6.4026              0.0000     0.5618 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5618 r
  fifo_lo[108] (net)                                    6.4026              0.0000     0.5618 r
  U1879/IN2 (AND2X1)                                              0.0434   -0.0006 &   0.5613 r
  U1879/Q (AND2X1)                                                0.1745    0.1215 @   0.6827 r
  io_cmd_o[68] (net)                            4      50.5592              0.0000     0.6827 r
  U1880/INP (NBUFFX2)                                             0.1752    0.0061 @   0.6889 r
  U1880/Z (NBUFFX2)                                               0.0543    0.0912 @   0.7801 r
  mem_cmd_o[68] (net)                           1      19.7648              0.0000     0.7801 r
  mem_cmd_o[68] (out)                                             0.0543   -0.0116 @   0.7685 r
  data arrival time                                                                    0.7685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8685


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0404    0.1891     0.5965 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.2883              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[32] (net)                     5.2883              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[79] (net)                                     5.2883              0.0000     0.5965 r
  U1820/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5965 r
  U1820/Q (MUX21X1)                                               0.3270    0.1977 @   0.7941 r
  io_cmd_o[32] (net)                            4      98.0821              0.0000     0.7941 r
  io_cmd_o[32] (out)                                              0.3270   -0.0246 @   0.7696 r
  data arrival time                                                                    0.7696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8696


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1440    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0604    0.2204     0.5717 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      15.8406              0.0000     0.5717 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5717 f
  fifo_0__mem_fifo/data_o[29] (net)                    15.8406              0.0000     0.5717 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5717 f
  fifo_lo[27] (net)                                    15.8406              0.0000     0.5717 f
  U1814/IN1 (MUX21X1)                                             0.0604   -0.0005 &   0.5712 f
  U1814/Q (MUX21X1)                                               0.2946    0.2000 @   0.7712 f
  io_cmd_o[29] (net)                            4      89.4852              0.0000     0.7712 f
  io_cmd_o[29] (out)                                              0.2946   -0.0016 @   0.7696 f
  data arrival time                                                                    0.7696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8696


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0362    0.2033     0.5546 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.1277              0.0000     0.5546 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5546 f
  fifo_0__mem_fifo/data_o[8] (net)                      5.1277              0.0000     0.5546 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5546 f
  fifo_lo[6] (net)                                      5.1277              0.0000     0.5546 f
  U1772/IN1 (MUX21X1)                                             0.0362    0.0000 &   0.5547 f
  U1772/Q (MUX21X1)                                               0.0337    0.0634     0.6181 f
  n2676 (net)                                   1       2.0078              0.0000     0.6181 f
  icc_place1914/INP (NBUFFX2)                                     0.0337    0.0000 &   0.6181 f
  icc_place1914/Z (NBUFFX2)                                       0.2235    0.1229 @   0.7410 f
  mem_cmd_o[8] (net)                            4     129.8169              0.0000     0.7410 f
  mem_cmd_o[8] (out)                                              0.2235    0.0289 @   0.7699 f
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0357    0.2029     0.5540 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2       4.9410              0.0000     0.5540 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5540 f
  fifo_0__mem_fifo/data_o[18] (net)                     4.9410              0.0000     0.5540 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5540 f
  fifo_lo[16] (net)                                     4.9410              0.0000     0.5540 f
  U1792/IN1 (MUX21X1)                                             0.0357    0.0000 &   0.5541 f
  U1792/Q (MUX21X1)                                               0.3354    0.2135 @   0.7675 f
  io_cmd_o[18] (net)                            4     102.8666              0.0000     0.7675 f
  U1793/INP (NBUFFX2)                                             0.3354   -0.0733 @   0.6942 f
  U1793/Z (NBUFFX2)                                               0.0362    0.0776     0.7718 f
  mem_cmd_o[18] (net)                           1       2.6860              0.0000     0.7718 f
  mem_cmd_o[18] (out)                                             0.0362   -0.0019 &   0.7699 f
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1658    0.0000     0.3716 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0448    0.2118     0.5833 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.9189              0.0000     0.5833 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.9189              0.0000     0.5833 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5833 f
  fifo_lo[119] (net)                                    8.9189              0.0000     0.5833 f
  U1901/IN2 (AND2X1)                                              0.0448   -0.0015 &   0.5818 f
  U1901/Q (AND2X1)                                                0.1743    0.1357 @   0.7175 f
  io_cmd_o[79] (net)                            4      49.9688              0.0000     0.7175 f
  U1902/INP (NBUFFX2)                                             0.1743   -0.0159 @   0.7016 f
  U1902/Z (NBUFFX2)                                               0.0455    0.0801 @   0.7817 f
  mem_cmd_o[79] (net)                           1      16.3124              0.0000     0.7817 f
  mem_cmd_o[79] (out)                                             0.0456   -0.0117 @   0.7701 f
  data arrival time                                                                    0.7701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8701


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0430    0.2100     0.5735 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       8.1221              0.0000     0.5735 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5735 f
  fifo_1__mem_fifo/data_o[83] (net)                     8.1221              0.0000     0.5735 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5735 f
  fifo_lo[123] (net)                                    8.1221              0.0000     0.5735 f
  U1909/IN2 (AND2X1)                                              0.0430   -0.0005 &   0.5730 f
  U1909/Q (AND2X1)                                                0.1504    0.1236 @   0.6966 f
  io_cmd_o[83] (net)                            4      42.5589              0.0000     0.6966 f
  U1910/INP (NBUFFX2)                                             0.1504    0.0050 @   0.7015 f
  U1910/Z (NBUFFX2)                                               0.0348    0.0697     0.7712 f
  mem_cmd_o[83] (net)                           1       8.1323              0.0000     0.7712 f
  mem_cmd_o[83] (out)                                             0.0348   -0.0010 &   0.7702 f
  data arrival time                                                                    0.7702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8702


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4064     0.4064
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1753    0.0000     0.4064 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0418    0.1901     0.5965 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2       5.8222              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[31] (net)                     5.8222              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[78] (net)                                     5.8222              0.0000     0.5965 r
  U1818/IN2 (MUX21X1)                                             0.0418    0.0000 &   0.5965 r
  U1818/Q (MUX21X1)                                               0.3091    0.1918 @   0.7883 r
  io_cmd_o[31] (net)                            4      92.5652              0.0000     0.7883 r
  io_cmd_o[31] (out)                                              0.3091   -0.0178 @   0.7705 r
  data arrival time                                                                    0.7705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8705


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3893     0.3893
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2426    0.0000     0.3893 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.1832    0.2890 @   0.6782 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      63.1591              0.0000     0.6782 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6782 f
  fifo_1__mem_fifo/data_o[120] (net)                   63.1591              0.0000     0.6782 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6782 f
  fifo_lo[160] (net)                                   63.1591              0.0000     0.6782 f
  U1983/IN2 (AND2X1)                                              0.1832    0.0011 @   0.6794 f
  U1983/Q (AND2X1)                                                0.1764    0.1613 @   0.8407 f
  io_cmd_o[120] (net)                           4      51.4552              0.0000     0.8407 f
  io_cmd_o[120] (out)                                             0.1764   -0.0701 @   0.7706 f
  data arrival time                                                                    0.7706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8706


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1752    0.0000     0.4056 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0427    0.1907     0.5963 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       6.1545              0.0000     0.5963 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[15] (net)                     6.1545              0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5963 r
  fifo_lo[62] (net)                                     6.1545              0.0000     0.5963 r
  U1786/IN2 (MUX21X1)                                             0.0427    0.0001 &   0.5964 r
  U1786/Q (MUX21X1)                                               0.3468    0.2053 @   0.8017 r
  io_cmd_o[15] (net)                            4     104.2754              0.0000     0.8017 r
  io_cmd_o[15] (out)                                              0.3468   -0.0310 @   0.7707 r
  data arrival time                                                                    0.7707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8707


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.2470    0.0000     0.3898 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0685    0.2111     0.6009 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      15.8852              0.0000     0.6009 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6009 r
  fifo_0__mem_fifo/data_o[15] (net)                    15.8852              0.0000     0.6009 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6009 r
  fifo_lo[13] (net)                                    15.8852              0.0000     0.6009 r
  U1786/IN1 (MUX21X1)                                             0.0685   -0.0082 &   0.5927 r
  U1786/Q (MUX21X1)                                               0.3468    0.2093 @   0.8020 r
  io_cmd_o[15] (net)                            4     104.2754              0.0000     0.8020 r
  io_cmd_o[15] (out)                                              0.3468   -0.0310 @   0.7710 r
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.2467    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0356    0.2117     0.6009 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       5.0342              0.0000     0.6009 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[20] (net)                     5.0342              0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6009 f
  fifo_lo[67] (net)                                     5.0342              0.0000     0.6009 f
  U1796/IN2 (MUX21X1)                                             0.0356    0.0000 &   0.6009 f
  U1796/Q (MUX21X1)                                               0.2810    0.1919 @   0.7928 f
  io_cmd_o[20] (net)                            4      85.2864              0.0000     0.7928 f
  io_cmd_o[20] (out)                                              0.2810   -0.0217 @   0.7710 f
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0622    0.2013     0.5654 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.5322              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.5322              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[136] (net)                                   13.5322              0.0000     0.5654 r
  U1935/IN2 (AND2X1)                                              0.0622   -0.0036 &   0.5618 r
  U1935/Q (AND2X1)                                                0.1912    0.1358 @   0.6976 r
  io_cmd_o[96] (net)                            4      57.5987              0.0000     0.6976 r
  U1936/INP (NBUFFX2)                                             0.1920   -0.0265 @   0.6711 r
  U1936/Z (NBUFFX2)                                               0.0656    0.0975 @   0.7686 r
  mem_cmd_o[96] (net)                           1      24.9371              0.0000     0.7686 r
  mem_cmd_o[96] (out)                                             0.0658    0.0024 @   0.7710 r
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0490    0.1938     0.5642 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.4529              0.0000     0.5642 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.4529              0.0000     0.5642 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5642 r
  fifo_lo[141] (net)                                    8.4529              0.0000     0.5642 r
  U1945/IN2 (AND2X1)                                              0.0490    0.0001 &   0.5643 r
  U1945/Q (AND2X1)                                                0.2045    0.1360 @   0.7003 r
  io_cmd_o[101] (net)                           4      61.1819              0.0000     0.7003 r
  U1946/INP (NBUFFX2)                                             0.2045   -0.0083 @   0.6920 r
  U1946/Z (NBUFFX2)                                               0.0383    0.0824     0.7744 r
  mem_cmd_o[101] (net)                          1       5.6489              0.0000     0.7744 r
  mem_cmd_o[101] (out)                                            0.0383   -0.0032 &   0.7712 r
  data arrival time                                                                    0.7712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1194    0.2294     0.5946 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      34.6187              0.0000     0.5946 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[117] (net)                   34.6187              0.0000     0.5946 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5946 r
  fifo_lo[157] (net)                                   34.6187              0.0000     0.5946 r
  U1977/IN2 (AND2X1)                                              0.1194   -0.0103 &   0.5843 r
  U1977/Q (AND2X1)                                                0.1412    0.1219 @   0.7063 r
  io_cmd_o[117] (net)                           4      41.7170              0.0000     0.7063 r
  U1978/INP (NBUFFX2)                                             0.1413   -0.0068 @   0.6995 r
  U1978/Z (NBUFFX2)                                               0.0346    0.0731     0.7725 r
  mem_cmd_o[117] (net)                          1       5.7154              0.0000     0.7725 r
  mem_cmd_o[117] (out)                                            0.0346   -0.0009 &   0.7717 r
  data arrival time                                                                    0.7717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8717


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0528    0.1941     0.5461 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       9.9075              0.0000     0.5461 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5461 r
  fifo_1__mem_fifo/data_o[18] (net)                     9.9075              0.0000     0.5461 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5461 r
  fifo_lo[65] (net)                                     9.9075              0.0000     0.5461 r
  U1792/IN2 (MUX21X1)                                             0.0528   -0.0030 &   0.5431 r
  U1792/Q (MUX21X1)                                               0.3449    0.2067 @   0.7499 r
  io_cmd_o[18] (net)                            4     103.6123              0.0000     0.7499 r
  U1793/INP (NBUFFX2)                                             0.3449   -0.0722 @   0.6776 r
  U1793/Z (NBUFFX2)                                               0.0420    0.0965     0.7741 r
  mem_cmd_o[18] (net)                           1       2.6860              0.0000     0.7741 r
  mem_cmd_o[18] (out)                                             0.0420   -0.0023 &   0.7718 r
  data arrival time                                                                    0.7718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8718


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0461    0.1904     0.5417 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       7.3424              0.0000     0.5417 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5417 r
  fifo_0__mem_fifo/data_o[22] (net)                     7.3424              0.0000     0.5417 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5417 r
  fifo_lo[20] (net)                                     7.3424              0.0000     0.5417 r
  U1800/IN1 (MUX21X1)                                             0.0461    0.0001 &   0.5418 r
  U1800/Q (MUX21X1)                                               0.0893    0.1058     0.6475 r
  n2674 (net)                                   1      22.1825              0.0000     0.6475 r
  icc_place1909/INP (NBUFFX2)                                     0.0893   -0.0045 &   0.6431 r
  icc_place1909/Z (NBUFFX2)                                       0.2366    0.1344 @   0.7775 r
  mem_cmd_o[22] (net)                           4     133.3340              0.0000     0.7775 r
  mem_cmd_o[22] (out)                                             0.2366   -0.0055 @   0.7720 r
  data arrival time                                                                    0.7720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8720


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0465    0.2124     0.5762 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       9.6759              0.0000     0.5762 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[102] (net)                    9.6759              0.0000     0.5762 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5762 f
  fifo_lo[142] (net)                                    9.6759              0.0000     0.5762 f
  U1947/IN2 (AND2X1)                                              0.0465   -0.0013 &   0.5749 f
  U1947/Q (AND2X1)                                                0.1868    0.1417 @   0.7167 f
  io_cmd_o[102] (net)                           4      53.6225              0.0000     0.7167 f
  U1948/INP (NBUFFX2)                                             0.1868   -0.0140 @   0.7027 f
  U1948/Z (NBUFFX2)                                               0.0396    0.0757     0.7784 f
  mem_cmd_o[102] (net)                          1      10.6758              0.0000     0.7784 f
  mem_cmd_o[102] (out)                                            0.0396   -0.0063 &   0.7720 f
  data arrival time                                                                    0.7720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8720


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1753    0.0000     0.4078 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0498    0.1951     0.6029 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       8.7861              0.0000     0.6029 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[38] (net)                     8.7861              0.0000     0.6029 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6029 r
  fifo_lo[85] (net)                                     8.7861              0.0000     0.6029 r
  U1832/IN2 (MUX21X1)                                             0.0498    0.0002 &   0.6030 r
  U1832/Q (MUX21X1)                                               0.3240    0.1977 @   0.8007 r
  io_cmd_o[38] (net)                            5      96.7992              0.0000     0.8007 r
  io_cmd_o[38] (out)                                              0.3240   -0.0280 @   0.7726 r
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3722     0.3722
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1658    0.0000     0.3722 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0451    0.2120     0.5842 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.0424              0.0000     0.5842 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[110] (net)                    9.0424              0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5842 f
  fifo_lo[150] (net)                                    9.0424              0.0000     0.5842 f
  U1963/IN2 (AND2X1)                                              0.0451    0.0002 &   0.5843 f
  U1963/Q (AND2X1)                                                0.1956    0.1448 @   0.7291 f
  io_cmd_o[110] (net)                           4      56.9931              0.0000     0.7291 f
  U1964/INP (NBUFFX2)                                             0.1956   -0.0213 @   0.7079 f
  U1964/Z (NBUFFX2)                                               0.0378    0.0746     0.7825 f
  mem_cmd_o[110] (net)                          1       8.9261              0.0000     0.7825 f
  mem_cmd_o[110] (out)                                            0.0378   -0.0093 &   0.7732 f
  data arrival time                                                                    0.7732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8732


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0426    0.2103     0.5806 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2       7.9387              0.0000     0.5806 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5806 f
  fifo_1__mem_fifo/data_o[92] (net)                     7.9387              0.0000     0.5806 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5806 f
  fifo_lo[132] (net)                                    7.9387              0.0000     0.5806 f
  U1927/IN2 (AND2X1)                                              0.0426    0.0001 &   0.5807 f
  U1927/Q (AND2X1)                                                0.1824    0.1390 @   0.7197 f
  io_cmd_o[92] (net)                            4      52.4089              0.0000     0.7197 f
  U1928/INP (NBUFFX2)                                             0.1824   -0.0137 @   0.7060 f
  U1928/Z (NBUFFX2)                                               0.0403    0.0761     0.7821 f
  mem_cmd_o[92] (net)                           1      11.4217              0.0000     0.7821 f
  mem_cmd_o[92] (out)                                             0.0403   -0.0087 &   0.7734 f
  data arrival time                                                                    0.7734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0376    0.2072     0.6140 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       5.8096              0.0000     0.6140 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[40] (net)                     5.8096              0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6140 f
  fifo_lo[87] (net)                                     5.8096              0.0000     0.6140 f
  U1836/IN2 (MUX21X1)                                             0.0376    0.0000 &   0.6140 f
  U1836/Q (MUX21X1)                                               0.3308    0.2131 @   0.8272 f
  io_cmd_o[40] (net)                            5     101.4264              0.0000     0.8272 f
  io_cmd_o[40] (out)                                              0.3308   -0.0536 @   0.7736 f
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0428    0.2104     0.5808 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.0441              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[113] (net)                    8.0441              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5808 f
  fifo_lo[153] (net)                                    8.0441              0.0000     0.5808 f
  U1969/IN2 (AND2X1)                                              0.0428    0.0001 &   0.5809 f
  U1969/Q (AND2X1)                                                0.1434    0.1193 @   0.7002 f
  io_cmd_o[113] (net)                           4      39.9984              0.0000     0.7002 f
  U1970/INP (NBUFFX2)                                             0.1434    0.0048 @   0.7051 f
  U1970/Z (NBUFFX2)                                               0.0383    0.0723     0.7774 f
  mem_cmd_o[113] (net)                          1      11.2121              0.0000     0.7774 f
  mem_cmd_o[113] (out)                                            0.0383   -0.0037 &   0.7736 f
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2466    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0446    0.1978     0.5869 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2       6.8842              0.0000     0.5869 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[13] (net)                     6.8842              0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5869 r
  fifo_lo[60] (net)                                     6.8842              0.0000     0.5869 r
  U1782/IN2 (MUX21X1)                                             0.0446    0.0000 &   0.5869 r
  U1782/Q (MUX21X1)                                               0.2949    0.1872 @   0.7742 r
  io_cmd_o[13] (net)                            4      88.0710              0.0000     0.7742 r
  U1783/INP (NBUFFX2)                                             0.2949   -0.0830 @   0.6911 r
  U1783/Z (NBUFFX2)                                               0.0434    0.0944     0.7855 r
  mem_cmd_o[13] (net)                           1       5.7322              0.0000     0.7855 r
  mem_cmd_o[13] (out)                                             0.0434   -0.0114 &   0.7741 r
  data arrival time                                                                    0.7741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0342    0.2037     0.5696 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       4.3346              0.0000     0.5696 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 f
  fifo_1__mem_fifo/data_o[60] (net)                     4.3346              0.0000     0.5696 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 f
  fifo_lo[100] (net)                                    4.3346              0.0000     0.5696 f
  U1863/IN2 (AND2X1)                                              0.0342    0.0000 &   0.5697 f
  U1863/Q (AND2X1)                                                0.1883    0.1433 @   0.7130 f
  io_cmd_o[60] (net)                            4      55.8240              0.0000     0.7130 f
  U1864/INP (NBUFFX2)                                             0.1883   -0.0240 @   0.6890 f
  U1864/Z (NBUFFX2)                                               0.0506    0.0846 @   0.7735 f
  mem_cmd_o[60] (net)                           1      20.2125              0.0000     0.7735 f
  mem_cmd_o[60] (out)                                             0.0507    0.0006 @   0.7741 f
  data arrival time                                                                    0.7741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1657    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0420    0.1895     0.5595 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.8787              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[67] (net)                     5.8787              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[107] (net)                                    5.8787              0.0000     0.5595 r
  U1877/IN2 (AND2X1)                                              0.0420    0.0000 &   0.5596 r
  U1877/Q (AND2X1)                                                0.1711    0.1200 @   0.6796 r
  io_cmd_o[67] (net)                            4      49.4869              0.0000     0.6796 r
  U1878/INP (NBUFFX2)                                             0.1718    0.0070 @   0.6866 r
  U1878/Z (NBUFFX2)                                               0.0500    0.0882 @   0.7747 r
  mem_cmd_o[67] (net)                           1      16.4335              0.0000     0.7747 r
  mem_cmd_o[67] (out)                                             0.0500   -0.0003 @   0.7745 r
  data arrival time                                                                    0.7745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8745


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1654    0.0000     0.3677 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0445    0.1911     0.5588 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.7857              0.0000     0.5588 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5588 r
  fifo_1__mem_fifo/data_o[58] (net)                     6.7857              0.0000     0.5588 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5588 r
  fifo_lo[98] (net)                                     6.7857              0.0000     0.5588 r
  U1858/IN2 (AND2X1)                                              0.0445   -0.0015 &   0.5574 r
  U1858/Q (AND2X1)                                                0.1884    0.1294 @   0.6868 r
  io_cmd_o[58] (net)                            4      56.1257              0.0000     0.6868 r
  U1859/INP (NBUFFX2)                                             0.1884    0.0049 @   0.6917 r
  U1859/Z (NBUFFX2)                                               0.0491    0.0893     0.7810 r
  mem_cmd_o[58] (net)                           1      14.5659              0.0000     0.7810 r
  mem_cmd_o[58] (out)                                             0.0491   -0.0063 &   0.7747 r
  data arrival time                                                                    0.7747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0501    0.2010     0.5900 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       8.9496              0.0000     0.5900 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5900 r
  fifo_1__mem_fifo/data_o[12] (net)                     8.9496              0.0000     0.5900 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5900 r
  fifo_lo[59] (net)                                     8.9496              0.0000     0.5900 r
  U1780/IN2 (MUX21X1)                                             0.0501   -0.0016 &   0.5884 r
  U1780/Q (MUX21X1)                                               0.2790    0.1816 @   0.7700 r
  io_cmd_o[12] (net)                            4      82.6800              0.0000     0.7700 r
  io_cmd_o[12] (out)                                              0.2790    0.0047 @   0.7747 r
  data arrival time                                                                    0.7747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8747


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1441    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0355    0.2027     0.5538 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.8290              0.0000     0.5538 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5538 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.8290              0.0000     0.5538 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5538 f
  fifo_lo[14] (net)                                     4.8290              0.0000     0.5538 f
  U1788/IN1 (MUX21X2)                                             0.0355    0.0000 &   0.5538 f
  U1788/Q (MUX21X2)                                               0.2520    0.1707 @   0.7245 f
  n2675 (net)                                   4     133.9408              0.0000     0.7245 f
  mem_cmd_o[16] (out)                                             0.2520    0.0507 @   0.7752 f
  data arrival time                                                                    0.7752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8752


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1658    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0459    0.2125     0.5844 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.4302              0.0000     0.5844 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.4302              0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 f
  fifo_lo[121] (net)                                    9.4302              0.0000     0.5844 f
  U1905/IN2 (AND2X1)                                              0.0459    0.0002 &   0.5846 f
  U1905/Q (AND2X1)                                                0.2690    0.1769 @   0.7616 f
  io_cmd_o[81] (net)                            4      78.9391              0.0000     0.7616 f
  io_cmd_o[81] (out)                                              0.2690    0.0137 @   0.7753 f
  data arrival time                                                                    0.7753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8753


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0456    0.1926     0.5997 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       7.1967              0.0000     0.5997 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5997 r
  fifo_1__mem_fifo/data_o[36] (net)                     7.1967              0.0000     0.5997 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5997 r
  fifo_lo[83] (net)                                     7.1967              0.0000     0.5997 r
  U1828/IN2 (MUX21X1)                                             0.0456    0.0001 &   0.5998 r
  U1828/Q (MUX21X1)                                               0.3524    0.2065 @   0.8062 r
  io_cmd_o[36] (net)                            5     105.5381              0.0000     0.8062 r
  io_cmd_o[36] (out)                                              0.3524   -0.0309 @   0.7753 r
  data arrival time                                                                    0.7753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8753


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0404    0.2086     0.5760 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.9861              0.0000     0.5760 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.9861              0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 f
  fifo_lo[116] (net)                                    6.9861              0.0000     0.5760 f
  U1895/IN2 (AND2X1)                                              0.0404    0.0001 &   0.5760 f
  U1895/Q (AND2X1)                                                0.2033    0.1473 @   0.7233 f
  io_cmd_o[76] (net)                            4      59.3703              0.0000     0.7233 f
  U1896/INP (NBUFFX2)                                             0.2033   -0.0231 @   0.7001 f
  U1896/Z (NBUFFX2)                                               0.0404    0.0773     0.7774 f
  mem_cmd_o[76] (net)                           1      10.7094              0.0000     0.7774 f
  mem_cmd_o[76] (out)                                             0.0404   -0.0021 &   0.7754 f
  data arrival time                                                                    0.7754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8754


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4074     0.4074
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1753    0.0000     0.4074 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0399    0.1889     0.5963 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       5.1314              0.0000     0.5963 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[24] (net)                     5.1314              0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5963 r
  fifo_lo[71] (net)                                     5.1314              0.0000     0.5963 r
  U1804/IN2 (MUX21X1)                                             0.0399    0.0000 &   0.5963 r
  U1804/Q (MUX21X1)                                               0.3272    0.1957 @   0.7920 r
  io_cmd_o[24] (net)                            5      97.5103              0.0000     0.7920 r
  io_cmd_o[24] (out)                                              0.3272   -0.0159 @   0.7761 r
  data arrival time                                                                    0.7761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8761


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.1048    0.2455 @   0.6107 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      33.3875              0.0000     0.6107 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6107 f
  fifo_1__mem_fifo/data_o[118] (net)                   33.3875              0.0000     0.6107 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6107 f
  fifo_lo[158] (net)                                   33.3875              0.0000     0.6107 f
  U1979/IN2 (AND2X1)                                              0.1050   -0.0121 @   0.5986 f
  U1979/Q (AND2X1)                                                0.1430    0.1351 @   0.7337 f
  io_cmd_o[118] (net)                           4      41.8266              0.0000     0.7337 f
  U1980/INP (NBUFFX2)                                             0.1430   -0.0214 @   0.7123 f
  U1980/Z (NBUFFX2)                                               0.0344    0.0690     0.7813 f
  mem_cmd_o[118] (net)                          1       8.0821              0.0000     0.7813 f
  mem_cmd_o[118] (out)                                            0.0344   -0.0046 &   0.7767 f
  data arrival time                                                                    0.7767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8767


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0691    0.2031     0.5546 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      16.1622              0.0000     0.5546 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5546 r
  fifo_0__mem_fifo/data_o[42] (net)                    16.1622              0.0000     0.5546 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5546 r
  fifo_lo[40] (net)                                    16.1622              0.0000     0.5546 r
  U1840/IN1 (MUX21X1)                                             0.0691   -0.0080 &   0.5465 r
  U1840/Q (MUX21X1)                                               0.0566    0.0930     0.6396 r
  n2670 (net)                                   1      10.3039              0.0000     0.6396 r
  icc_place1900/INP (NBUFFX2)                                     0.0566   -0.0008 &   0.6388 r
  icc_place1900/Z (NBUFFX2)                                       0.1977    0.1144 @   0.7532 r
  mem_cmd_o[42] (net)                           5     109.4873              0.0000     0.7532 r
  mem_cmd_o[42] (out)                                             0.1977    0.0237 @   0.7769 r
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0436    0.1905     0.5608 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       6.4625              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[91] (net)                     6.4625              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[131] (net)                                    6.4625              0.0000     0.5608 r
  U1925/IN2 (AND2X1)                                              0.0436   -0.0017 &   0.5591 r
  U1925/Q (AND2X1)                                                0.1945    0.1295 @   0.6886 r
  io_cmd_o[91] (net)                            4      56.9720              0.0000     0.6886 r
  U1926/INP (NBUFFX2)                                             0.1954    0.0033 @   0.6919 r
  U1926/Z (NBUFFX2)                                               0.0432    0.0854     0.7773 r
  mem_cmd_o[91] (net)                           1       9.8099              0.0000     0.7773 r
  mem_cmd_o[91] (out)                                             0.0432    0.0004 &   0.7777 r
  data arrival time                                                                    0.7777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8777


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0400    0.2077     0.5715 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       6.8102              0.0000     0.5715 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5715 f
  fifo_1__mem_fifo/data_o[94] (net)                     6.8102              0.0000     0.5715 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5715 f
  fifo_lo[134] (net)                                    6.8102              0.0000     0.5715 f
  U1931/IN2 (AND2X1)                                              0.0400    0.0001 &   0.5716 f
  U1931/Q (AND2X1)                                                0.3611    0.2209 @   0.7924 f
  io_cmd_o[94] (net)                            4     108.2723              0.0000     0.7924 f
  io_cmd_o[94] (out)                                              0.3611   -0.0142 @   0.7783 f
  data arrival time                                                                    0.7783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8783


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2467    0.0000     0.3898 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0686    0.2111     0.6010 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      15.9539              0.0000     0.6010 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6010 r
  fifo_0__mem_fifo/data_o[4] (net)                     15.9539              0.0000     0.6010 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6010 r
  fifo_lo[2] (net)                                     15.9539              0.0000     0.6010 r
  U1764/IN1 (MUX21X1)                                             0.0686    0.0006 &   0.6015 r
  U1764/Q (MUX21X1)                                               0.3107    0.1949 @   0.7964 r
  io_cmd_o[4] (net)                             4      92.5005              0.0000     0.7964 r
  io_cmd_o[4] (out)                                               0.3107   -0.0179 @   0.7786 r
  data arrival time                                                                    0.7786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1654    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0423    0.1897     0.5569 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       6.0056              0.0000     0.5569 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5569 r
  fifo_1__mem_fifo/data_o[78] (net)                     6.0056              0.0000     0.5569 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5569 r
  fifo_lo[118] (net)                                    6.0056              0.0000     0.5569 r
  U1899/IN2 (AND2X1)                                              0.0423    0.0001 &   0.5570 r
  U1899/Q (AND2X1)                                                0.2053    0.1364 @   0.6934 r
  io_cmd_o[78] (net)                            4      61.7953              0.0000     0.6934 r
  U1900/INP (NBUFFX2)                                             0.2053    0.0054 @   0.6988 r
  U1900/Z (NBUFFX2)                                               0.0476    0.0900     0.7888 r
  mem_cmd_o[78] (net)                           1      12.7809              0.0000     0.7888 r
  mem_cmd_o[78] (out)                                             0.0476   -0.0102 &   0.7786 r
  data arrival time                                                                    0.7786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8786


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0458    0.2105     0.5625 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2       9.3189              0.0000     0.5625 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5625 f
  fifo_1__mem_fifo/data_o[18] (net)                     9.3189              0.0000     0.5625 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.5625 f
  fifo_lo[65] (net)                                     9.3189              0.0000     0.5625 f
  U1792/IN2 (MUX21X1)                                             0.0458   -0.0029 &   0.5596 f
  U1792/Q (MUX21X1)                                               0.3354    0.2170 @   0.7766 f
  io_cmd_o[18] (net)                            4     102.8666              0.0000     0.7766 f
  U1793/INP (NBUFFX2)                                             0.3354   -0.0733 @   0.7033 f
  U1793/Z (NBUFFX2)                                               0.0362    0.0776     0.7809 f
  mem_cmd_o[18] (net)                           1       2.6860              0.0000     0.7809 f
  mem_cmd_o[18] (out)                                             0.0362   -0.0019 &   0.7790 f
  data arrival time                                                                    0.7790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8790


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0574    0.2272     0.6169 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      14.5617              0.0000     0.6169 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6169 f
  fifo_0__mem_fifo/data_o[45] (net)                    14.5617              0.0000     0.6169 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6169 f
  fifo_lo[43] (net)                                    14.5617              0.0000     0.6169 f
  U1846/IN1 (MUX21X1)                                             0.0574   -0.0076 &   0.6093 f
  U1846/Q (MUX21X1)                                               0.2982    0.2021 @   0.8114 f
  io_cmd_o[45] (net)                            4      90.9535              0.0000     0.8114 f
  io_cmd_o[45] (out)                                              0.2982   -0.0319 @   0.7795 f
  data arrival time                                                                    0.7795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8795


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1658    0.0000     0.3713 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0421    0.2099     0.5812 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       7.7059              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[59] (net)                     7.7059              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 f
  fifo_lo[99] (net)                                     7.7059              0.0000     0.5812 f
  U1861/IN2 (AND2X1)                                              0.0421   -0.0016 &   0.5796 f
  U1861/Q (AND2X1)                                                0.1629    0.1294 @   0.7090 f
  io_cmd_o[59] (net)                            4      46.3840              0.0000     0.7090 f
  U1862/INP (NBUFFX2)                                             0.1629    0.0053 @   0.7143 f
  U1862/Z (NBUFFX2)                                               0.0313    0.0674     0.7817 f
  mem_cmd_o[59] (net)                           1       4.9094              0.0000     0.7817 f
  mem_cmd_o[59] (out)                                             0.0313   -0.0008 &   0.7808 f
  data arrival time                                                                    0.7808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8808


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0526    0.1953     0.5592 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.8303              0.0000     0.5592 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5592 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.8303              0.0000     0.5592 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5592 r
  fifo_lo[140] (net)                                    9.8303              0.0000     0.5592 r
  U1943/IN2 (AND2X1)                                              0.0526    0.0002 &   0.5594 r
  U1943/Q (AND2X1)                                                0.2424    0.1512 @   0.7107 r
  io_cmd_o[100] (net)                           4      73.3577              0.0000     0.7107 r
  U1944/INP (NBUFFX2)                                             0.2424   -0.0173 @   0.6933 r
  U1944/Z (NBUFFX2)                                               0.0402    0.0876     0.7809 r
  mem_cmd_o[100] (net)                          1       5.3249              0.0000     0.7809 r
  mem_cmd_o[100] (out)                                            0.0402    0.0001 &   0.7811 r
  data arrival time                                                                    0.7811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8811


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0402    0.2085     0.5744 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       6.9152              0.0000     0.5744 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5744 f
  fifo_1__mem_fifo/data_o[73] (net)                     6.9152              0.0000     0.5744 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5744 f
  fifo_lo[113] (net)                                    6.9152              0.0000     0.5744 f
  U1889/IN2 (AND2X1)                                              0.0402   -0.0010 &   0.5735 f
  U1889/Q (AND2X1)                                                0.2224    0.1612 @   0.7347 f
  io_cmd_o[73] (net)                            4      66.3037              0.0000     0.7347 f
  U1890/INP (NBUFFX2)                                             0.2224   -0.0269 @   0.7078 f
  U1890/Z (NBUFFX2)                                               0.0367    0.0751     0.7829 f
  mem_cmd_o[73] (net)                           1       7.0577              0.0000     0.7829 f
  mem_cmd_o[73] (out)                                             0.0367   -0.0015 &   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2466    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0386    0.2141     0.6032 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2       6.2956              0.0000     0.6032 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6032 f
  fifo_1__mem_fifo/data_o[13] (net)                     6.2956              0.0000     0.6032 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6032 f
  fifo_lo[60] (net)                                     6.2956              0.0000     0.6032 f
  U1782/IN2 (MUX21X1)                                             0.0386    0.0000 &   0.6032 f
  U1782/Q (MUX21X1)                                               0.2866    0.1955 @   0.7987 f
  io_cmd_o[13] (net)                            4      87.3253              0.0000     0.7987 f
  U1783/INP (NBUFFX2)                                             0.2866   -0.0856 @   0.7131 f
  U1783/Z (NBUFFX2)                                               0.0379    0.0783     0.7915 f
  mem_cmd_o[13] (net)                           1       5.7322              0.0000     0.7915 f
  mem_cmd_o[13] (out)                                             0.0379   -0.0100 &   0.7814 f
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0438    0.2111     0.5814 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2       8.4568              0.0000     0.5814 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[97] (net)                     8.4568              0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5814 f
  fifo_lo[137] (net)                                    8.4568              0.0000     0.5814 f
  U1937/IN2 (AND2X1)                                              0.0438   -0.0016 &   0.5798 f
  U1937/Q (AND2X1)                                                0.2018    0.1474 @   0.7272 f
  io_cmd_o[97] (net)                            4      58.8992              0.0000     0.7272 f
  U1938/INP (NBUFFX2)                                             0.2018   -0.0134 @   0.7138 f
  U1938/Z (NBUFFX2)                                               0.0374    0.0746     0.7884 f
  mem_cmd_o[97] (net)                           1       8.3498              0.0000     0.7884 f
  mem_cmd_o[97] (out)                                             0.0374   -0.0064 &   0.7819 f
  data arrival time                                                                    0.7819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8819


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1439    0.0000     0.3518 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0727    0.2049     0.5567 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      17.5056              0.0000     0.5567 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5567 r
  fifo_0__mem_fifo/data_o[37] (net)                    17.5056              0.0000     0.5567 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5567 r
  fifo_lo[35] (net)                                    17.5056              0.0000     0.5567 r
  U1830/IN1 (MUX21X1)                                             0.0727   -0.0116 &   0.5451 r
  U1830/Q (MUX21X1)                                               0.3364    0.2038 @   0.7489 r
  io_cmd_o[37] (net)                            5     100.1388              0.0000     0.7489 r
  io_cmd_o[37] (out)                                              0.3364    0.0332 @   0.7821 r
  data arrival time                                                                    0.7821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8821


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3487     0.3487
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1437    0.0000     0.3487 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0868    0.2121     0.5609 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      22.8511              0.0000     0.5609 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5609 r
  fifo_0__mem_fifo/data_o[10] (net)                    22.8511              0.0000     0.5609 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5609 r
  fifo_lo[8] (net)                                     22.8511              0.0000     0.5609 r
  icc_clock1850/IN1 (MUX21X1)                                     0.0868   -0.0127 &   0.5482 r
  icc_clock1850/Q (MUX21X1)                                       0.3680    0.2203 @   0.7685 r
  io_cmd_o[10] (net)                            4     110.7393              0.0000     0.7685 r
  io_cmd_o[10] (out)                                              0.3680    0.0138 @   0.7823 r
  data arrival time                                                                    0.7823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8823


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2425    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.2102    0.2695 @   0.6569 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      62.3465              0.0000     0.6569 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[114] (net)                   62.3465              0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6569 r
  fifo_lo[154] (net)                                   62.3465              0.0000     0.6569 r
  U1971/IN2 (AND2X1)                                              0.2102   -0.0017 @   0.6552 r
  U1971/Q (AND2X1)                                                0.1739    0.1434 @   0.7986 r
  io_cmd_o[114] (net)                           4      50.3986              0.0000     0.7986 r
  io_cmd_o[114] (out)                                             0.1740   -0.0161 @   0.7825 r
  data arrival time                                                                    0.7825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8825


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1590    0.0000     0.3635 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0373    0.2055     0.5690 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       5.6345              0.0000     0.5690 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5690 f
  fifo_1__mem_fifo/data_o[90] (net)                     5.6345              0.0000     0.5690 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5690 f
  fifo_lo[130] (net)                                    5.6345              0.0000     0.5690 f
  U1923/IN2 (AND2X1)                                              0.0373    0.0000 &   0.5690 f
  U1923/Q (AND2X1)                                                0.2095    0.1516 @   0.7206 f
  io_cmd_o[90] (net)                            4      61.0648              0.0000     0.7206 f
  U1924/INP (NBUFFX2)                                             0.2095   -0.0045 @   0.7161 f
  U1924/Z (NBUFFX2)                                               0.0417    0.0787     0.7948 f
  mem_cmd_o[90] (net)                           1      11.5203              0.0000     0.7948 f
  mem_cmd_o[90] (out)                                             0.0417   -0.0118 &   0.7830 f
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8830


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1752    0.0000     0.4063 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0411    0.1896     0.5959 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       5.5649              0.0000     0.5959 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[5] (net)                      5.5649              0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5959 r
  fifo_lo[52] (net)                                     5.5649              0.0000     0.5959 r
  U1766/IN2 (MUX21X1)                                             0.0411    0.0000 &   0.5959 r
  U1766/Q (MUX21X1)                                               0.3060    0.1890 @   0.7849 r
  io_cmd_o[5] (net)                             4      91.0468              0.0000     0.7849 r
  io_cmd_o[5] (out)                                               0.3060   -0.0014 @   0.7836 r
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0475    0.2136     0.5840 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      10.1243              0.0000     0.5840 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5840 f
  fifo_1__mem_fifo/data_o[109] (net)                   10.1243              0.0000     0.5840 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5840 f
  fifo_lo[149] (net)                                   10.1243              0.0000     0.5840 f
  U1961/IN2 (AND2X1)                                              0.0475    0.0002 &   0.5842 f
  U1961/Q (AND2X1)                                                0.1934    0.1442 @   0.7284 f
  io_cmd_o[109] (net)                           4      56.2803              0.0000     0.7284 f
  U1962/INP (NBUFFX2)                                             0.1934   -0.0129 @   0.7155 f
  U1962/Z (NBUFFX2)                                               0.0375    0.0742     0.7897 f
  mem_cmd_o[109] (net)                          1       8.7259              0.0000     0.7897 f
  mem_cmd_o[109] (out)                                            0.0375   -0.0060 &   0.7837 f
  data arrival time                                                                    0.7837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8837


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0511    0.2161     0.5820 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.7209              0.0000     0.5820 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.7209              0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 f
  fifo_lo[129] (net)                                   11.7209              0.0000     0.5820 f
  U1921/IN2 (AND2X1)                                              0.0511   -0.0032 &   0.5788 f
  U1921/Q (AND2X1)                                                0.1754    0.1396 @   0.7184 f
  io_cmd_o[89] (net)                            4      51.2326              0.0000     0.7184 f
  U1922/INP (NBUFFX2)                                             0.1754   -0.0148 @   0.7036 f
  U1922/Z (NBUFFX2)                                               0.0466    0.0810 @   0.7846 f
  mem_cmd_o[89] (net)                           1      17.2313              0.0000     0.7846 f
  mem_cmd_o[89] (out)                                             0.0466   -0.0002 @   0.7844 f
  data arrival time                                                                    0.7844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8844


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1664    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1017    0.2444 @   0.6095 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      32.4126              0.0000     0.6095 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6095 f
  fifo_1__mem_fifo/data_o[115] (net)                   32.4126              0.0000     0.6095 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6095 f
  fifo_lo[155] (net)                                   32.4126              0.0000     0.6095 f
  U1973/IN2 (AND2X1)                                              0.1019   -0.0114 @   0.5982 f
  U1973/Q (AND2X1)                                                0.1353    0.1304 @   0.7286 f
  io_cmd_o[115] (net)                           4      39.2589              0.0000     0.7286 f
  U1974/INP (NBUFFX2)                                             0.1354   -0.0181 @   0.7105 f
  U1974/Z (NBUFFX2)                                               0.0401    0.0734     0.7839 f
  mem_cmd_o[115] (net)                          1      12.9404              0.0000     0.7839 f
  mem_cmd_o[115] (out)                                            0.0401    0.0006 &   0.7844 f
  data arrival time                                                                    0.7844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8844


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1439    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0395    0.1860     0.5373 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       4.9736              0.0000     0.5373 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5373 r
  fifo_0__mem_fifo/data_o[30] (net)                     4.9736              0.0000     0.5373 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5373 r
  fifo_lo[28] (net)                                     4.9736              0.0000     0.5373 r
  U1816/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5373 r
  U1816/Q (MUX21X1)                                               0.0423    0.0771     0.6144 r
  n2672 (net)                                   1       5.2431              0.0000     0.6144 r
  icc_place1903/INP (NBUFFX2)                                     0.0423   -0.0014 &   0.6131 r
  icc_place1903/Z (NBUFFX2)                                       0.3438    0.1410 @   0.7541 r
  n2575 (net)                                   4     193.1270              0.0000     0.7541 r
  mem_cmd_o[30] (out)                                             0.3438    0.0311 @   0.7852 r
  data arrival time                                                                    0.7852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8852


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0457    0.1919     0.5593 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       7.2172              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[69] (net)                     7.2172              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[109] (net)                                    7.2172              0.0000     0.5593 r
  U1881/IN2 (AND2X1)                                              0.0457    0.0001 &   0.5594 r
  U1881/Q (AND2X1)                                                0.2108    0.1381 @   0.6975 r
  io_cmd_o[69] (net)                            4      63.2483              0.0000     0.6975 r
  U1882/INP (NBUFFX2)                                             0.2108    0.0101 @   0.7076 r
  U1882/Z (NBUFFX2)                                               0.0490    0.0917     0.7993 r
  mem_cmd_o[69] (net)                           1      13.5804              0.0000     0.7993 r
  mem_cmd_o[69] (out)                                             0.0490   -0.0137 &   0.7857 r
  data arrival time                                                                    0.7857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8857


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0364    0.2123     0.6018 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2       5.3656              0.0000     0.6018 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6018 f
  fifo_1__mem_fifo/data_o[4] (net)                      5.3656              0.0000     0.6018 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6018 f
  fifo_lo[51] (net)                                     5.3656              0.0000     0.6018 f
  U1764/IN2 (MUX21X1)                                             0.0364    0.0001 &   0.6018 f
  U1764/Q (MUX21X1)                                               0.3016    0.1998 @   0.8016 f
  io_cmd_o[4] (net)                             4      91.7548              0.0000     0.8016 f
  io_cmd_o[4] (out)                                               0.3016   -0.0159 @   0.7857 f
  data arrival time                                                                    0.7857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8857


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0438    0.1914     0.5983 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       6.5445              0.0000     0.5983 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5983 r
  fifo_1__mem_fifo/data_o[29] (net)                     6.5445              0.0000     0.5983 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5983 r
  fifo_lo[76] (net)                                     6.5445              0.0000     0.5983 r
  U1814/IN2 (MUX21X1)                                             0.0438    0.0001 &   0.5983 r
  U1814/Q (MUX21X1)                                               0.3036    0.1885 @   0.7868 r
  io_cmd_o[29] (net)                            4      90.2310              0.0000     0.7868 r
  io_cmd_o[29] (out)                                              0.3036   -0.0009 @   0.7860 r
  data arrival time                                                                    0.7860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8860


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0503    0.1928     0.5441 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       8.9358              0.0000     0.5441 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5441 r
  fifo_0__mem_fifo/data_o[20] (net)                     8.9358              0.0000     0.5441 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5441 r
  fifo_lo[18] (net)                                     8.9358              0.0000     0.5441 r
  U1796/IN1 (MUX21X1)                                             0.0503   -0.0041 &   0.5400 r
  U1796/Q (MUX21X1)                                               0.2891    0.1839 @   0.7239 r
  io_cmd_o[20] (net)                            4      86.0322              0.0000     0.7239 r
  U1797/INP (NBUFFX2)                                             0.2891   -0.0224 @   0.7015 r
  U1797/Z (NBUFFX2)                                               0.0398    0.0908     0.7923 r
  mem_cmd_o[20] (net)                           1       3.0872              0.0000     0.7923 r
  mem_cmd_o[20] (out)                                             0.0398   -0.0062 &   0.7861 r
  data arrival time                                                                    0.7861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8861


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0453    0.2102     0.5622 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.1067              0.0000     0.5622 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 f
  fifo_1__mem_fifo/data_o[16] (net)                     9.1067              0.0000     0.5622 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 f
  fifo_lo[63] (net)                                     9.1067              0.0000     0.5622 f
  U1788/IN2 (MUX21X2)                                             0.0453   -0.0008 &   0.5614 f
  U1788/Q (MUX21X2)                                               0.2520    0.1742 @   0.7357 f
  n2675 (net)                                   4     133.9408              0.0000     0.7357 f
  mem_cmd_o[16] (out)                                             0.2520    0.0507 @   0.7863 f
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1435    0.0000     0.3509 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0619    0.2213     0.5722 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      16.5106              0.0000     0.5722 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5722 f
  fifo_0__mem_fifo/data_o[35] (net)                    16.5106              0.0000     0.5722 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5722 f
  fifo_lo[33] (net)                                    16.5106              0.0000     0.5722 f
  U1826/IN1 (MUX21X1)                                             0.0619   -0.0137 &   0.5585 f
  U1826/Q (MUX21X1)                                               0.3072    0.2045 @   0.7630 f
  io_cmd_o[35] (net)                            5      93.2426              0.0000     0.7630 f
  io_cmd_o[35] (out)                                              0.3072    0.0237 @   0.7867 f
  data arrival time                                                                    0.7867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8867


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0559    0.2174     0.5694 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      13.8273              0.0000     0.5694 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5694 f
  fifo_0__mem_fifo/data_o[33] (net)                    13.8273              0.0000     0.5694 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5694 f
  fifo_lo[31] (net)                                    13.8273              0.0000     0.5694 f
  U1822/IN1 (MUX21X1)                                             0.0559   -0.0043 &   0.5650 f
  U1822/Q (MUX21X1)                                               0.2995    0.2023 @   0.7673 f
  io_cmd_o[33] (net)                            4      91.3674              0.0000     0.7673 f
  U1823/INP (NBUFFX2)                                             0.2995   -0.0514 @   0.7159 f
  U1823/Z (NBUFFX2)                                               0.0333    0.0744     0.7903 f
  mem_cmd_o[33] (net)                           1       1.5655              0.0000     0.7903 f
  mem_cmd_o[33] (out)                                             0.0333   -0.0033 &   0.7869 f
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0573    0.1967     0.5481 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      11.6332              0.0000     0.5481 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5481 r
  fifo_0__mem_fifo/data_o[11] (net)                    11.6332              0.0000     0.5481 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5481 r
  fifo_lo[9] (net)                                     11.6332              0.0000     0.5481 r
  U1778/IN1 (MUX21X1)                                             0.0573   -0.0060 &   0.5421 r
  U1778/Q (MUX21X1)                                               0.2913    0.1873 @   0.7294 r
  io_cmd_o[11] (net)                            4      87.0805              0.0000     0.7294 r
  U1779/INP (NBUFFX2)                                             0.2913   -0.0283 @   0.7011 r
  U1779/Z (NBUFFX2)                                               0.0413    0.0924     0.7935 r
  mem_cmd_o[11] (net)                           1       4.2520              0.0000     0.7935 r
  mem_cmd_o[11] (out)                                             0.0413   -0.0062 &   0.7873 r
  data arrival time                                                                    0.7873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8873


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3639     0.3639
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1590    0.0000     0.3639 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0450    0.2113     0.5753 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.0069              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[106] (net)                    9.0069              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5753 f
  fifo_lo[146] (net)                                    9.0069              0.0000     0.5753 f
  U1955/IN2 (AND2X1)                                              0.0450    0.0002 &   0.5754 f
  U1955/Q (AND2X1)                                                0.1876    0.1410 @   0.7164 f
  io_cmd_o[106] (net)                           4      54.4936              0.0000     0.7164 f
  U1956/INP (NBUFFX2)                                             0.1876    0.0055 @   0.7219 f
  U1956/Z (NBUFFX2)                                               0.0391    0.0753     0.7972 f
  mem_cmd_o[106] (net)                          1      10.2302              0.0000     0.7972 f
  mem_cmd_o[106] (out)                                            0.0391   -0.0098 &   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8874


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1435    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0675    0.2023     0.5536 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      15.5606              0.0000     0.5536 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5536 r
  fifo_0__mem_fifo/data_o[34] (net)                    15.5606              0.0000     0.5536 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5536 r
  fifo_lo[32] (net)                                    15.5606              0.0000     0.5536 r
  U1824/IN1 (MUX21X1)                                             0.0675    0.0006 &   0.5542 r
  U1824/Q (MUX21X1)                                               0.3347    0.2034 @   0.7576 r
  io_cmd_o[34] (net)                            4     100.0452              0.0000     0.7576 r
  io_cmd_o[34] (out)                                              0.3347    0.0299 @   0.7875 r
  data arrival time                                                                    0.7875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8875


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0525    0.1953     0.5593 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.8202              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.8202              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5593 r
  fifo_lo[143] (net)                                    9.8202              0.0000     0.5593 r
  U1949/IN2 (AND2X1)                                              0.0525   -0.0009 &   0.5584 r
  U1949/Q (AND2X1)                                                0.2054    0.1368 @   0.6952 r
  io_cmd_o[103] (net)                           4      61.2410              0.0000     0.6952 r
  U1950/INP (NBUFFX2)                                             0.2061    0.0082 @   0.7034 r
  U1950/Z (NBUFFX2)                                               0.0422    0.0857     0.7891 r
  mem_cmd_o[103] (net)                          1       8.5658              0.0000     0.7891 r
  mem_cmd_o[103] (out)                                            0.0422   -0.0014 &   0.7876 r
  data arrival time                                                                    0.7876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8876


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2425    0.0000     0.3867 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.2108    0.2704 @   0.6571 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      62.8966              0.0000     0.6571 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[54] (net)                    62.8966              0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6571 r
  fifo_lo[97] (net)                                    62.8966              0.0000     0.6571 r
  U1856/IN2 (AND2X1)                                              0.2108   -0.0432 @   0.6139 r
  U1856/Q (AND2X1)                                                0.2104    0.1568 @   0.7707 r
  io_cmd_o[54] (net)                            4      61.3625              0.0000     0.7707 r
  U1857/INP (NBUFFX2)                                             0.2109   -0.0612 @   0.7095 r
  U1857/Z (NBUFFX2)                                               0.0374    0.0823     0.7918 r
  mem_cmd_o[54] (net)                           1       4.7099              0.0000     0.7918 r
  mem_cmd_o[54] (out)                                             0.0374   -0.0038 &   0.7880 r
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8880


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0646    0.2007     0.5527 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      14.4531              0.0000     0.5527 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5527 r
  fifo_0__mem_fifo/data_o[33] (net)                    14.4531              0.0000     0.5527 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5527 r
  fifo_lo[31] (net)                                    14.4531              0.0000     0.5527 r
  U1822/IN1 (MUX21X1)                                             0.0646   -0.0046 &   0.5481 r
  U1822/Q (MUX21X1)                                               0.3084    0.1941 @   0.7422 r
  io_cmd_o[33] (net)                            4      92.1132              0.0000     0.7422 r
  U1823/INP (NBUFFX2)                                             0.3084   -0.0415 @   0.7008 r
  U1823/Z (NBUFFX2)                                               0.0388    0.0912     0.7920 r
  mem_cmd_o[33] (net)                           1       1.5655              0.0000     0.7920 r
  mem_cmd_o[33] (out)                                             0.0388   -0.0039 &   0.7881 r
  data arrival time                                                                    0.7881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8881


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1658    0.0000     0.3714 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0383    0.2069     0.5783 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.0848              0.0000     0.5783 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5783 f
  fifo_1__mem_fifo/data_o[68] (net)                     6.0848              0.0000     0.5783 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5783 f
  fifo_lo[108] (net)                                    6.0848              0.0000     0.5783 f
  U1879/IN2 (AND2X1)                                              0.0383   -0.0004 &   0.5779 f
  U1879/Q (AND2X1)                                                0.1741    0.1339 @   0.7118 f
  io_cmd_o[68] (net)                            4      49.8134              0.0000     0.7118 f
  U1880/INP (NBUFFX2)                                             0.1741    0.0044 @   0.7162 f
  U1880/Z (NBUFFX2)                                               0.0496    0.0829 @   0.7991 f
  mem_cmd_o[68] (net)                           1      19.7648              0.0000     0.7991 f
  mem_cmd_o[68] (out)                                             0.0496   -0.0108 @   0.7883 f
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1753    0.0000     0.4077 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0528    0.1967     0.6044 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       9.9239              0.0000     0.6044 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[43] (net)                     9.9239              0.0000     0.6044 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6044 r
  fifo_lo[90] (net)                                     9.9239              0.0000     0.6044 r
  U1842/IN2 (MUX21X1)                                             0.0528   -0.0041 &   0.6004 r
  U1842/Q (MUX21X1)                                               0.3478    0.2074 @   0.8078 r
  io_cmd_o[43] (net)                            5     104.4319              0.0000     0.8078 r
  io_cmd_o[43] (out)                                              0.3478   -0.0193 @   0.7885 r
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8885


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0409    0.1870     0.5381 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       5.4803              0.0000     0.5381 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[26] (net)                     5.4803              0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 r
  fifo_lo[24] (net)                                     5.4803              0.0000     0.5381 r
  U1808/IN1 (MUX21X1)                                             0.0409    0.0000 &   0.5382 r
  U1808/Q (MUX21X1)                                               0.0911    0.1055     0.6437 r
  n2673 (net)                                   1      22.8291              0.0000     0.6437 r
  icc_place1907/INP (NBUFFX2)                                     0.0911   -0.0001 &   0.6436 r
  icc_place1907/Z (NBUFFX2)                                       0.2803    0.1466 @   0.7903 r
  mem_cmd_o[26] (net)                           5     159.0242              0.0000     0.7903 r
  mem_cmd_o[26] (out)                                             0.2803   -0.0015 @   0.7887 r
  data arrival time                                                                    0.7887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0436    0.2110     0.5752 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       8.3915              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[62] (net)                     8.3915              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5752 f
  fifo_lo[102] (net)                                    8.3915              0.0000     0.5752 f
  U1867/IN2 (AND2X1)                                              0.0436    0.0000 &   0.5752 f
  U1867/Q (AND2X1)                                                0.1899    0.1427 @   0.7179 f
  io_cmd_o[62] (net)                            4      54.6274              0.0000     0.7179 f
  U1868/INP (NBUFFX2)                                             0.1899    0.0026 @   0.7205 f
  U1868/Z (NBUFFX2)                                               0.0345    0.0715     0.7920 f
  mem_cmd_o[62] (net)                           1       6.4894              0.0000     0.7920 f
  mem_cmd_o[62] (out)                                             0.0345   -0.0028 &   0.7891 f
  data arrival time                                                                    0.7891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8891


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0426    0.1881     0.5394 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       6.0897              0.0000     0.5394 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5394 r
  fifo_0__mem_fifo/data_o[52] (net)                     6.0897              0.0000     0.5394 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5394 r
  fifo_lo[46] (net)                                     6.0897              0.0000     0.5394 r
  U1852/IN1 (MUX21X1)                                             0.0426    0.0001 &   0.5395 r
  U1852/Q (MUX21X1)                                               0.0756    0.0977     0.6372 r
  n2667 (net)                                   1      17.1942              0.0000     0.6372 r
  icc_place1915/INP (NBUFFX2)                                     0.0756   -0.0062 &   0.6310 r
  icc_place1915/Z (NBUFFX2)                                       0.2317    0.1290 @   0.7600 r
  mem_cmd_o[52] (net)                           4     129.9342              0.0000     0.7600 r
  mem_cmd_o[52] (out)                                             0.2317    0.0292 @   0.7892 r
  data arrival time                                                                    0.7892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8892


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2469    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0410    0.1953     0.5848 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       5.5355              0.0000     0.5848 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[2] (net)                      5.5355              0.0000     0.5848 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5848 r
  fifo_lo[50] (net)                                     5.5355              0.0000     0.5848 r
  U1762/IN2 (MUX21X1)                                             0.0410    0.0000 &   0.5848 r
  U1762/Q (MUX21X1)                                               0.2996    0.1876 @   0.7724 r
  io_cmd_o[2] (net)                             4      89.3707              0.0000     0.7724 r
  io_cmd_o[2] (out)                                               0.2996    0.0170 @   0.7894 r
  data arrival time                                                                    0.7894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8894


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0663    0.2016     0.5532 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      15.0735              0.0000     0.5532 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5532 r
  fifo_0__mem_fifo/data_o[40] (net)                    15.0735              0.0000     0.5532 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5532 r
  fifo_lo[38] (net)                                    15.0735              0.0000     0.5532 r
  U1836/IN1 (MUX21X1)                                             0.0663   -0.0018 &   0.5513 r
  U1836/Q (MUX21X1)                                               0.3433    0.2068 @   0.7581 r
  io_cmd_o[40] (net)                            5     102.9518              0.0000     0.7581 r
  U1837/INP (NBUFFX2)                                             0.3433   -0.0525 @   0.7056 r
  U1837/Z (NBUFFX2)                                               0.0400    0.0946     0.8002 r
  mem_cmd_o[40] (net)                           1       1.1797              0.0000     0.8002 r
  mem_cmd_o[40] (out)                                             0.0400   -0.0105 &   0.7897 r
  data arrival time                                                                    0.7897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8897


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1657    0.0000     0.3704 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0430    0.2106     0.5810 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.1352              0.0000     0.5810 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[101] (net)                    8.1352              0.0000     0.5810 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5810 f
  fifo_lo[141] (net)                                    8.1352              0.0000     0.5810 f
  U1945/IN2 (AND2X1)                                              0.0430    0.0001 &   0.5811 f
  U1945/Q (AND2X1)                                                0.2069    0.1494 @   0.7305 f
  io_cmd_o[101] (net)                           4      60.4361              0.0000     0.7305 f
  U1946/INP (NBUFFX2)                                             0.2069   -0.0097 @   0.7208 f
  U1946/Z (NBUFFX2)                                               0.0343    0.0721     0.7929 f
  mem_cmd_o[101] (net)                          1       5.6489              0.0000     0.7929 f
  mem_cmd_o[101] (out)                                            0.0343   -0.0029 &   0.7900 f
  data arrival time                                                                    0.7900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8900


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0398    0.2063     0.5576 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       6.7166              0.0000     0.5576 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5576 f
  fifo_0__mem_fifo/data_o[22] (net)                     6.7166              0.0000     0.5576 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5576 f
  fifo_lo[20] (net)                                     6.7166              0.0000     0.5576 f
  U1800/IN1 (MUX21X1)                                             0.0398    0.0001 &   0.5577 f
  U1800/Q (MUX21X1)                                               0.0890    0.1033     0.6609 f
  n2674 (net)                                   1      22.0626              0.0000     0.6609 f
  icc_place1909/INP (NBUFFX2)                                     0.0890   -0.0014 &   0.6595 f
  icc_place1909/Z (NBUFFX2)                                       0.2269    0.1375 @   0.7970 f
  mem_cmd_o[22] (net)                           4     132.5883              0.0000     0.7970 f
  mem_cmd_o[22] (out)                                             0.2269   -0.0069 @   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8901


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0414    0.1898     0.5969 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2       5.6707              0.0000     0.5969 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[39] (net)                     5.6707              0.0000     0.5969 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5969 r
  fifo_lo[86] (net)                                     5.6707              0.0000     0.5969 r
  U1834/IN2 (MUX21X1)                                             0.0414    0.0000 &   0.5969 r
  U1834/Q (MUX21X1)                                               0.3416    0.2016 @   0.7985 r
  io_cmd_o[39] (net)                            5     102.1612              0.0000     0.7985 r
  io_cmd_o[39] (out)                                              0.3416   -0.0084 @   0.7902 r
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8902


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0597    0.2200     0.5714 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      15.5364              0.0000     0.5714 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5714 f
  fifo_0__mem_fifo/data_o[42] (net)                    15.5364              0.0000     0.5714 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5714 f
  fifo_lo[40] (net)                                    15.5364              0.0000     0.5714 f
  U1840/IN1 (MUX21X1)                                             0.0597   -0.0069 &   0.5645 f
  U1840/Q (MUX21X1)                                               0.0574    0.0862     0.6507 f
  n2670 (net)                                   1      10.1840              0.0000     0.6507 f
  icc_place1900/INP (NBUFFX2)                                     0.0574   -0.0009 &   0.6498 f
  icc_place1900/Z (NBUFFX2)                                       0.1893    0.1174 @   0.7671 f
  mem_cmd_o[42] (net)                           5     108.6697              0.0000     0.7671 f
  mem_cmd_o[42] (out)                                             0.1893    0.0235 @   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0846    0.2110     0.5625 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      21.9991              0.0000     0.5625 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5625 r
  fifo_0__mem_fifo/data_o[51] (net)                    21.9991              0.0000     0.5625 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5625 r
  fifo_lo[45] (net)                                    21.9991              0.0000     0.5625 r
  U1850/IN1 (MUX21X1)                                             0.0846   -0.0047 &   0.5577 r
  U1850/Q (MUX21X1)                                               0.0433    0.0879     0.6456 r
  n2668 (net)                                   1       5.4891              0.0000     0.6456 r
  icc_place1896/INP (NBUFFX2)                                     0.0433   -0.0011 &   0.6445 r
  icc_place1896/Z (NBUFFX2)                                       0.2661    0.1280 @   0.7725 r
  mem_cmd_o[51] (net)                           4     149.4928              0.0000     0.7725 r
  mem_cmd_o[51] (out)                                             0.2661    0.0187 @   0.7912 r
  data arrival time                                                                    0.7912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8912


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2459    0.0000     0.3900 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0722    0.2129     0.6029 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      17.3044              0.0000     0.6029 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6029 r
  fifo_0__mem_fifo/data_o[5] (net)                     17.3044              0.0000     0.6029 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6029 r
  fifo_lo[3] (net)                                     17.3044              0.0000     0.6029 r
  U1766/IN1 (MUX21X1)                                             0.0722   -0.0044 &   0.5985 r
  U1766/Q (MUX21X1)                                               0.3060    0.1941 @   0.7926 r
  io_cmd_o[5] (net)                             4      91.0468              0.0000     0.7926 r
  io_cmd_o[5] (out)                                               0.3060   -0.0014 @   0.7912 r
  data arrival time                                                                    0.7912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8912


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1664    0.0000     0.3642 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0545    0.2184     0.5826 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.2145              0.0000     0.5826 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[96] (net)                    13.2145              0.0000     0.5826 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 f
  fifo_lo[136] (net)                                   13.2145              0.0000     0.5826 f
  U1935/IN2 (AND2X1)                                              0.0545   -0.0034 &   0.5792 f
  U1935/Q (AND2X1)                                                0.1914    0.1496 @   0.7289 f
  io_cmd_o[96] (net)                            4      56.8530              0.0000     0.7289 f
  U1936/INP (NBUFFX2)                                             0.1914   -0.0284 @   0.7005 f
  U1936/Z (NBUFFX2)                                               0.0607    0.0886 @   0.7890 f
  mem_cmd_o[96] (net)                           1      24.9371              0.0000     0.7890 f
  mem_cmd_o[96] (out)                                             0.0609    0.0024 @   0.7914 f
  data arrival time                                                                    0.7914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8914


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0397    0.1944     0.5839 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.0789              0.0000     0.5839 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5839 r
  fifo_1__mem_fifo/data_o[1] (net)                      5.0789              0.0000     0.5839 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5839 r
  fifo_lo[49] (net)                                     5.0789              0.0000     0.5839 r
  U1760/IN2 (MUX21X1)                                             0.0397    0.0000 &   0.5839 r
  U1760/Q (MUX21X1)                                               0.3081    0.1912 @   0.7751 r
  io_cmd_o[1] (net)                             4      92.3073              0.0000     0.7751 r
  U1761/INP (NBUFFX2)                                             0.3081   -0.0577 @   0.7174 r
  U1761/Z (NBUFFX2)                                               0.0389    0.0914     0.8088 r
  mem_cmd_o[1] (net)                            1       1.7034              0.0000     0.8088 r
  mem_cmd_o[1] (out)                                              0.0389   -0.0171 &   0.7918 r
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8918


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0495    0.2131     0.5645 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      11.0074              0.0000     0.5645 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5645 f
  fifo_0__mem_fifo/data_o[11] (net)                    11.0074              0.0000     0.5645 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5645 f
  fifo_lo[9] (net)                                     11.0074              0.0000     0.5645 f
  U1778/IN1 (MUX21X1)                                             0.0495   -0.0056 &   0.5589 f
  U1778/Q (MUX21X1)                                               0.2830    0.1952 @   0.7540 f
  io_cmd_o[11] (net)                            4      86.3348              0.0000     0.7540 f
  U1779/INP (NBUFFX2)                                             0.2830   -0.0334 @   0.7206 f
  U1779/Z (NBUFFX2)                                               0.0360    0.0765     0.7971 f
  mem_cmd_o[11] (net)                           1       4.2520              0.0000     0.7971 f
  mem_cmd_o[11] (out)                                             0.0360   -0.0049 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8922


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1657    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0371    0.2059     0.5760 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.5610              0.0000     0.5760 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[67] (net)                     5.5610              0.0000     0.5760 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5760 f
  fifo_lo[107] (net)                                    5.5610              0.0000     0.5760 f
  U1877/IN2 (AND2X1)                                              0.0371    0.0000 &   0.5761 f
  U1877/Q (AND2X1)                                                0.1707    0.1319 @   0.7080 f
  io_cmd_o[67] (net)                            4      48.7411              0.0000     0.7080 f
  U1878/INP (NBUFFX2)                                             0.1707    0.0068 @   0.7147 f
  U1878/Z (NBUFFX2)                                               0.0455    0.0799 @   0.7946 f
  mem_cmd_o[67] (net)                           1      16.4335              0.0000     0.7946 f
  mem_cmd_o[67] (out)                                             0.0455   -0.0002 @   0.7944 f
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8944


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0351    0.2051     0.6124 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       4.6997              0.0000     0.6124 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6124 f
  fifo_1__mem_fifo/data_o[32] (net)                     4.6997              0.0000     0.6124 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6124 f
  fifo_lo[79] (net)                                     4.6997              0.0000     0.6124 f
  U1820/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.6125 f
  U1820/Q (MUX21X1)                                               0.3174    0.2078 @   0.8202 f
  io_cmd_o[32] (net)                            4      97.3364              0.0000     0.8202 f
  io_cmd_o[32] (out)                                              0.3174   -0.0254 @   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4064     0.4064
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1753    0.0000     0.4064 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0363    0.2061     0.6125 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2       5.2336              0.0000     0.6125 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6125 f
  fifo_1__mem_fifo/data_o[31] (net)                     5.2336              0.0000     0.6125 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6125 f
  fifo_lo[78] (net)                                     5.2336              0.0000     0.6125 f
  U1818/IN2 (MUX21X1)                                             0.0363    0.0000 &   0.6125 f
  U1818/Q (MUX21X1)                                               0.3000    0.2010 @   0.8135 f
  io_cmd_o[31] (net)                            4      91.8195              0.0000     0.8135 f
  io_cmd_o[31] (out)                                              0.3000   -0.0186 @   0.7949 f
  data arrival time                                                                    0.7949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1026    0.2473     0.6126 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      34.3010              0.0000     0.6126 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6126 f
  fifo_1__mem_fifo/data_o[117] (net)                   34.3010              0.0000     0.6126 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6126 f
  fifo_lo[157] (net)                                   34.3010              0.0000     0.6126 f
  U1977/IN2 (AND2X1)                                              0.1026   -0.0089 &   0.6036 f
  U1977/Q (AND2X1)                                                0.1404    0.1333 @   0.7369 f
  io_cmd_o[117] (net)                           4      40.9712              0.0000     0.7369 f
  U1978/INP (NBUFFX2)                                             0.1404   -0.0070 @   0.7299 f
  U1978/Z (NBUFFX2)                                               0.0313    0.0662     0.7962 f
  mem_cmd_o[117] (net)                          1       5.7154              0.0000     0.7962 f
  mem_cmd_o[117] (out)                                            0.0313   -0.0007 &   0.7955 f
  data arrival time                                                                    0.7955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8955


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1654    0.0000     0.3677 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0392    0.2076     0.5754 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       6.4680              0.0000     0.5754 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5754 f
  fifo_1__mem_fifo/data_o[58] (net)                     6.4680              0.0000     0.5754 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5754 f
  fifo_lo[98] (net)                                     6.4680              0.0000     0.5754 f
  U1858/IN2 (AND2X1)                                              0.0392   -0.0013 &   0.5740 f
  U1858/Q (AND2X1)                                                0.1927    0.1427 @   0.7168 f
  io_cmd_o[58] (net)                            4      55.3799              0.0000     0.7168 f
  U1859/INP (NBUFFX2)                                             0.1927    0.0048 @   0.7216 f
  U1859/Z (NBUFFX2)                                               0.0447    0.0805     0.8021 f
  mem_cmd_o[58] (net)                           1      14.5659              0.0000     0.8021 f
  mem_cmd_o[58] (out)                                             0.0447   -0.0060 &   0.7960 f
  data arrival time                                                                    0.7960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8960


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0435    0.2090     0.5603 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       8.3100              0.0000     0.5603 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5603 f
  fifo_0__mem_fifo/data_o[20] (net)                     8.3100              0.0000     0.5603 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5603 f
  fifo_lo[18] (net)                                     8.3100              0.0000     0.5603 f
  U1796/IN1 (MUX21X1)                                             0.0435   -0.0040 &   0.5564 f
  U1796/Q (MUX21X1)                                               0.2810    0.1919 @   0.7483 f
  io_cmd_o[20] (net)                            4      85.2864              0.0000     0.7483 f
  U1797/INP (NBUFFX2)                                             0.2810   -0.0217 @   0.7266 f
  U1797/Z (NBUFFX2)                                               0.0344    0.0751     0.8016 f
  mem_cmd_o[20] (net)                           1       3.0872              0.0000     0.8016 f
  mem_cmd_o[20] (out)                                             0.0344   -0.0051 &   0.7965 f
  data arrival time                                                                    0.7965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8965


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1752    0.0000     0.4056 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0371    0.2067     0.6123 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       5.5659              0.0000     0.6123 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6123 f
  fifo_1__mem_fifo/data_o[15] (net)                     5.5659              0.0000     0.6123 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6123 f
  fifo_lo[62] (net)                                     5.5659              0.0000     0.6123 f
  U1786/IN2 (MUX21X1)                                             0.0371    0.0001 &   0.6124 f
  U1786/Q (MUX21X1)                                               0.3365    0.2163 @   0.8286 f
  io_cmd_o[15] (net)                            4     103.5296              0.0000     0.8286 f
  io_cmd_o[15] (out)                                              0.3365   -0.0316 @   0.7970 f
  data arrival time                                                                    0.7970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8970


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0573    0.2184     0.5699 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      14.4477              0.0000     0.5699 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5699 f
  fifo_0__mem_fifo/data_o[40] (net)                    14.4477              0.0000     0.5699 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5699 f
  fifo_lo[38] (net)                                    14.4477              0.0000     0.5699 f
  U1836/IN1 (MUX21X1)                                             0.0573   -0.0016 &   0.5683 f
  U1836/Q (MUX21X1)                                               0.3308    0.2155 @   0.7838 f
  io_cmd_o[40] (net)                            5     101.4264              0.0000     0.7838 f
  U1837/INP (NBUFFX2)                                             0.3308   -0.0534 @   0.7304 f
  U1837/Z (NBUFFX2)                                               0.0341    0.0757     0.8061 f
  mem_cmd_o[40] (net)                           1       1.1797              0.0000     0.8061 f
  mem_cmd_o[40] (out)                                             0.0341   -0.0090 &   0.7971 f
  data arrival time                                                                    0.7971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8971


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0673    0.2022     0.5534 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      15.4842              0.0000     0.5534 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5534 r
  fifo_0__mem_fifo/data_o[21] (net)                    15.4842              0.0000     0.5534 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5534 r
  fifo_lo[19] (net)                                    15.4842              0.0000     0.5534 r
  U1798/IN1 (MUX21X1)                                             0.0673   -0.0087 &   0.5447 r
  U1798/Q (MUX21X1)                                               0.0609    0.0952     0.6399 r
  n4594 (net)                                   1      11.8849              0.0000     0.6399 r
  icc_place1910/INP (NBUFFX2)                                     0.0609    0.0005 &   0.6404 r
  icc_place1910/Z (NBUFFX2)                                       0.2066    0.1181 @   0.7584 r
  mem_cmd_o[21] (net)                           4     114.9411              0.0000     0.7584 r
  mem_cmd_o[21] (out)                                             0.2066    0.0388 @   0.7973 r
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8973


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.2470    0.0000     0.3898 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0590    0.2282     0.6180 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      15.2595              0.0000     0.6180 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6180 f
  fifo_0__mem_fifo/data_o[15] (net)                    15.2595              0.0000     0.6180 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6180 f
  fifo_lo[13] (net)                                    15.2595              0.0000     0.6180 f
  U1786/IN1 (MUX21X1)                                             0.0590   -0.0076 &   0.6105 f
  U1786/Q (MUX21X1)                                               0.3365    0.2191 @   0.8295 f
  io_cmd_o[15] (net)                            4     103.5296              0.0000     0.8295 f
  io_cmd_o[15] (out)                                              0.3365   -0.0316 @   0.7979 f
  data arrival time                                                                    0.7979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8979


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0395    0.2087     0.6157 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       6.6082              0.0000     0.6157 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6157 f
  fifo_1__mem_fifo/data_o[36] (net)                     6.6082              0.0000     0.6157 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.6157 f
  fifo_lo[83] (net)                                     6.6082              0.0000     0.6157 f
  U1828/IN2 (MUX21X1)                                             0.0395    0.0001 &   0.6158 f
  U1828/Q (MUX21X1)                                               0.3396    0.2163 @   0.8322 f
  io_cmd_o[36] (net)                            5     104.0126              0.0000     0.8322 f
  io_cmd_o[36] (out)                                              0.3396   -0.0335 @   0.7986 f
  data arrival time                                                                    0.7986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8986


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1654    0.0000     0.3673 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0374    0.2061     0.5734 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       5.6878              0.0000     0.5734 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[78] (net)                     5.6878              0.0000     0.5734 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5734 f
  fifo_lo[118] (net)                                    5.6878              0.0000     0.5734 f
  U1899/IN2 (AND2X1)                                              0.0374    0.0001 &   0.5735 f
  U1899/Q (AND2X1)                                                0.2079    0.1496 @   0.7230 f
  io_cmd_o[78] (net)                            4      61.0495              0.0000     0.7230 f
  U1900/INP (NBUFFX2)                                             0.2079    0.0056 @   0.7286 f
  U1900/Z (NBUFFX2)                                               0.0432    0.0799     0.8086 f
  mem_cmd_o[78] (net)                           1      12.7809              0.0000     0.8086 f
  mem_cmd_o[78] (out)                                             0.0432   -0.0096 &   0.7990 f
  data arrival time                                                                    0.7990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8990


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0385    0.2070     0.5773 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       6.1447              0.0000     0.5773 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[91] (net)                     6.1447              0.0000     0.5773 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5773 f
  fifo_lo[131] (net)                                    6.1447              0.0000     0.5773 f
  U1925/IN2 (AND2X1)                                              0.0385   -0.0015 &   0.5758 f
  U1925/Q (AND2X1)                                                0.1950    0.1440 @   0.7198 f
  io_cmd_o[91] (net)                            4      56.2262              0.0000     0.7198 f
  U1926/INP (NBUFFX2)                                             0.1950    0.0034 @   0.7232 f
  U1926/Z (NBUFFX2)                                               0.0389    0.0755     0.7987 f
  mem_cmd_o[91] (net)                           1       9.8099              0.0000     0.7987 f
  mem_cmd_o[91] (out)                                             0.0389    0.0004 &   0.7991 f
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1753    0.0000     0.4078 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0431    0.2115     0.6193 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       8.1975              0.0000     0.6193 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[38] (net)                     8.1975              0.0000     0.6193 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6193 f
  fifo_lo[85] (net)                                     8.1975              0.0000     0.6193 f
  U1832/IN2 (MUX21X1)                                             0.0431    0.0002 &   0.6194 f
  U1832/Q (MUX21X1)                                               0.3135    0.2065 @   0.8259 f
  io_cmd_o[38] (net)                            5      95.6599              0.0000     0.8259 f
  io_cmd_o[38] (out)                                              0.3135   -0.0259 @   0.8000 f
  data arrival time                                                                    0.8000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9000


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0461    0.2121     0.5761 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.5125              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.5125              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5761 f
  fifo_lo[140] (net)                                    9.5125              0.0000     0.5761 f
  U1943/IN2 (AND2X1)                                              0.0461    0.0002 &   0.5763 f
  U1943/Q (AND2X1)                                                0.2467    0.1681 @   0.7444 f
  io_cmd_o[100] (net)                           4      72.6120              0.0000     0.7444 f
  U1944/INP (NBUFFX2)                                             0.2467   -0.0196 @   0.7248 f
  U1944/Z (NBUFFX2)                                               0.0357    0.0754     0.8001 f
  mem_cmd_o[100] (net)                          1       5.3249              0.0000     0.8001 f
  mem_cmd_o[100] (out)                                            0.0357    0.0001 &   0.8002 f
  data arrival time                                                                    0.8002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9002


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1439    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0343    0.2018     0.5531 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       4.3478              0.0000     0.5531 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5531 f
  fifo_0__mem_fifo/data_o[30] (net)                     4.3478              0.0000     0.5531 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5531 f
  fifo_lo[28] (net)                                     4.3478              0.0000     0.5531 f
  U1816/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.5531 f
  U1816/Q (MUX21X1)                                               0.0427    0.0703     0.6234 f
  n2672 (net)                                   1       5.1232              0.0000     0.6234 f
  icc_place1903/INP (NBUFFX2)                                     0.0427   -0.0016 &   0.6218 f
  icc_place1903/Z (NBUFFX2)                                       0.3314    0.1475 @   0.7693 f
  n2575 (net)                                   4     192.3812              0.0000     0.7693 f
  mem_cmd_o[30] (out)                                             0.3314    0.0313 @   0.8006 f
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0841    0.2107     0.5622 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      21.8146              0.0000     0.5622 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5622 r
  fifo_0__mem_fifo/data_o[53] (net)                    21.8146              0.0000     0.5622 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5622 r
  fifo_lo[47] (net)                                    21.8146              0.0000     0.5622 r
  U1854/IN1 (MUX21X1)                                             0.0841   -0.0050 &   0.5572 r
  U1854/Q (MUX21X1)                                               0.4160    0.2296 @   0.7868 r
  io_cmd_o[53] (net)                            4     123.3078              0.0000     0.7868 r
  io_cmd_o[53] (out)                                              0.4160    0.0142 @   0.8010 r
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9010


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4074     0.4074
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1753    0.0000     0.4074 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0347    0.2048     0.6122 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       4.5428              0.0000     0.6122 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6122 f
  fifo_1__mem_fifo/data_o[24] (net)                     4.5428              0.0000     0.6122 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6122 f
  fifo_lo[71] (net)                                     4.5428              0.0000     0.6122 f
  U1804/IN2 (MUX21X1)                                             0.0347    0.0000 &   0.6122 f
  U1804/Q (MUX21X1)                                               0.3175    0.2055 @   0.8178 f
  io_cmd_o[24] (net)                            5      96.6669              0.0000     0.8178 f
  io_cmd_o[24] (out)                                              0.3175   -0.0163 @   0.8015 f
  data arrival time                                                                    0.8015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9015


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0369    0.2039     0.5553 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       5.4639              0.0000     0.5553 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5553 f
  fifo_0__mem_fifo/data_o[52] (net)                     5.4639              0.0000     0.5553 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5553 f
  fifo_lo[46] (net)                                     5.4639              0.0000     0.5553 f
  U1852/IN1 (MUX21X1)                                             0.0369    0.0001 &   0.5553 f
  U1852/Q (MUX21X1)                                               0.0756    0.0942     0.6495 f
  n2667 (net)                                   1      17.0743              0.0000     0.6495 f
  icc_place1915/INP (NBUFFX2)                                     0.0756   -0.0096 &   0.6399 f
  icc_place1915/Z (NBUFFX2)                                       0.2225    0.1324 @   0.7722 f
  mem_cmd_o[52] (net)                           4     129.1885              0.0000     0.7722 f
  mem_cmd_o[52] (out)                                             0.2225    0.0293 @   0.8016 f
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0344    0.2106     0.6001 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       4.4903              0.0000     0.6001 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[1] (net)                      4.4903              0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6001 f
  fifo_lo[49] (net)                                     4.4903              0.0000     0.6001 f
  U1760/IN2 (MUX21X1)                                             0.0344    0.0000 &   0.6001 f
  U1760/Q (MUX21X1)                                               0.2990    0.2005 @   0.8006 f
  io_cmd_o[1] (net)                             4      91.5616              0.0000     0.8006 f
  U1761/INP (NBUFFX2)                                             0.2990   -0.0583 @   0.7423 f
  U1761/Z (NBUFFX2)                                               0.0335    0.0745     0.8168 f
  mem_cmd_o[1] (net)                            1       1.7034              0.0000     0.8168 f
  mem_cmd_o[1] (out)                                              0.0335   -0.0147 &   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9021


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0573    0.1967     0.5486 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      11.6365              0.0000     0.5486 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5486 r
  fifo_1__mem_fifo/data_o[26] (net)                    11.6365              0.0000     0.5486 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.5486 r
  fifo_lo[73] (net)                                    11.6365              0.0000     0.5486 r
  U1808/IN2 (MUX21X1)                                             0.0573   -0.0024 &   0.5462 r
  U1808/Q (MUX21X1)                                               0.0911    0.1111     0.6573 r
  n2673 (net)                                   1      22.8291              0.0000     0.6573 r
  icc_place1907/INP (NBUFFX2)                                     0.0911   -0.0001 &   0.6573 r
  icc_place1907/Z (NBUFFX2)                                       0.2803    0.1466 @   0.8039 r
  mem_cmd_o[26] (net)                           5     159.0242              0.0000     0.8039 r
  mem_cmd_o[26] (out)                                             0.2803   -0.0015 @   0.8024 r
  data arrival time                                                                    0.8024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9024


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0433    0.2177     0.6066 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       8.3610              0.0000     0.6066 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6066 f
  fifo_1__mem_fifo/data_o[12] (net)                     8.3610              0.0000     0.6066 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6066 f
  fifo_lo[59] (net)                                     8.3610              0.0000     0.6066 f
  U1780/IN2 (MUX21X1)                                             0.0433   -0.0014 &   0.6052 f
  U1780/Q (MUX21X1)                                               0.2707    0.1886 @   0.7938 f
  io_cmd_o[12] (net)                            4      81.9343              0.0000     0.7938 f
  io_cmd_o[12] (out)                                              0.2707    0.0092 @   0.8031 f
  data arrival time                                                                    0.8031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9031


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1856/IN1 (AND2X1)                                              0.2514    0.0204 @   0.7230 r
  U1856/Q (AND2X1)                                                0.2104    0.1709 @   0.8939 r
  io_cmd_o[54] (net)                            4      61.3625              0.0000     0.8939 r
  io_cmd_o[54] (out)                                              0.2109   -0.0908 @   0.8031 r
  data arrival time                                                                    0.8031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9031


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0728    0.2281     0.5796 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      21.3733              0.0000     0.5796 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5796 f
  fifo_0__mem_fifo/data_o[51] (net)                    21.3733              0.0000     0.5796 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5796 f
  fifo_lo[45] (net)                                    21.3733              0.0000     0.5796 f
  U1850/IN1 (MUX21X1)                                             0.0728   -0.0042 &   0.5754 f
  U1850/Q (MUX21X1)                                               0.0446    0.0785     0.6538 f
  n2668 (net)                                   1       5.3692              0.0000     0.6538 f
  icc_place1896/INP (NBUFFX2)                                     0.0446   -0.0012 &   0.6526 f
  icc_place1896/Z (NBUFFX2)                                       0.2560    0.1332 @   0.7858 f
  mem_cmd_o[51] (net)                           4     148.7471              0.0000     0.7858 f
  mem_cmd_o[51] (out)                                             0.2560    0.0188 @   0.8046 f
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9046


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2467    0.0000     0.3898 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0591    0.2283     0.6181 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      15.3282              0.0000     0.6181 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6181 f
  fifo_0__mem_fifo/data_o[4] (net)                     15.3282              0.0000     0.6181 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6181 f
  fifo_lo[2] (net)                                     15.3282              0.0000     0.6181 f
  U1764/IN1 (MUX21X1)                                             0.0591    0.0006 &   0.6187 f
  U1764/Q (MUX21X1)                                               0.3016    0.2028 @   0.8215 f
  io_cmd_o[4] (net)                             4      91.7548              0.0000     0.8215 f
  io_cmd_o[4] (out)                                               0.3016   -0.0159 @   0.8056 f
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9056


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.2468    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0459    0.1987     0.5879 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       7.3581              0.0000     0.5879 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5879 r
  fifo_1__mem_fifo/data_o[19] (net)                     7.3581              0.0000     0.5879 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5879 r
  fifo_lo[66] (net)                                     7.3581              0.0000     0.5879 r
  U1794/IN2 (MUX21X1)                                             0.0459    0.0001 &   0.5880 r
  U1794/Q (MUX21X1)                                               0.3013    0.1893 @   0.7772 r
  io_cmd_o[19] (net)                            4      89.8740              0.0000     0.7772 r
  U1795/INP (NBUFFX2)                                             0.3013   -0.0543 @   0.7229 r
  U1795/Z (NBUFFX2)                                               0.0396    0.0915     0.8144 r
  mem_cmd_o[19] (net)                           1       2.4561              0.0000     0.8144 r
  mem_cmd_o[19] (out)                                             0.0396   -0.0087 &   0.8057 r
  data arrival time                                                                    0.8057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9057


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1654    0.0000     0.3674 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0402    0.2084     0.5759 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       6.8995              0.0000     0.5759 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5759 f
  fifo_1__mem_fifo/data_o[69] (net)                     6.8995              0.0000     0.5759 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5759 f
  fifo_lo[109] (net)                                    6.8995              0.0000     0.5759 f
  U1881/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5759 f
  U1881/Q (AND2X1)                                                0.2136    0.1518 @   0.7277 f
  io_cmd_o[69] (net)                            4      62.5026              0.0000     0.7277 f
  U1882/INP (NBUFFX2)                                             0.2136    0.0100 @   0.7377 f
  U1882/Z (NBUFFX2)                                               0.0444    0.0813     0.8191 f
  mem_cmd_o[69] (net)                           1      13.5804              0.0000     0.8191 f
  mem_cmd_o[69] (out)                                             0.0444   -0.0129 &   0.8062 f
  data arrival time                                                                    0.8062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9062


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0355    0.2028     0.5539 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       4.8545              0.0000     0.5539 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5539 f
  fifo_0__mem_fifo/data_o[26] (net)                     4.8545              0.0000     0.5539 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5539 f
  fifo_lo[24] (net)                                     4.8545              0.0000     0.5539 f
  U1808/IN1 (MUX21X1)                                             0.0355    0.0000 &   0.5540 f
  U1808/Q (MUX21X1)                                               0.0906    0.1035     0.6575 f
  n2673 (net)                                   1      22.7092              0.0000     0.6575 f
  icc_place1907/INP (NBUFFX2)                                     0.0906   -0.0001 &   0.6574 f
  icc_place1907/Z (NBUFFX2)                                       0.2694    0.1509 @   0.8083 f
  mem_cmd_o[26] (net)                           5     158.2204              0.0000     0.8083 f
  mem_cmd_o[26] (out)                                             0.2694   -0.0020 @   0.8063 f
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9063


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0681    0.2109     0.6006 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      15.7588              0.0000     0.6006 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6006 r
  fifo_0__mem_fifo/data_o[2] (net)                     15.7588              0.0000     0.6006 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6006 r
  fifo_lo[1] (net)                                     15.7588              0.0000     0.6006 r
  U1762/IN1 (MUX21X1)                                             0.0681   -0.0028 &   0.5978 r
  U1762/Q (MUX21X1)                                               0.2996    0.1918 @   0.7896 r
  io_cmd_o[2] (net)                             4      89.3707              0.0000     0.7896 r
  io_cmd_o[2] (out)                                               0.2996    0.0170 @   0.8066 r
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9066


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1439    0.0000     0.3518 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0627    0.2219     0.5736 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      16.8798              0.0000     0.5736 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5736 f
  fifo_0__mem_fifo/data_o[37] (net)                    16.8798              0.0000     0.5736 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5736 f
  fifo_lo[35] (net)                                    16.8798              0.0000     0.5736 f
  U1830/IN1 (MUX21X1)                                             0.0627   -0.0107 &   0.5630 f
  U1830/Q (MUX21X1)                                               0.3251    0.2121 @   0.7751 f
  io_cmd_o[37] (net)                            5      99.0278              0.0000     0.7751 f
  io_cmd_o[37] (out)                                              0.3251    0.0326 @   0.8077 f
  data arrival time                                                                    0.8077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9077


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1752    0.0000     0.4063 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0357    0.2056     0.6119 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       4.9764              0.0000     0.6119 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6119 f
  fifo_1__mem_fifo/data_o[5] (net)                      4.9764              0.0000     0.6119 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6119 f
  fifo_lo[52] (net)                                     4.9764              0.0000     0.6119 f
  U1766/IN2 (MUX21X1)                                             0.0357    0.0000 &   0.6119 f
  U1766/Q (MUX21X1)                                               0.2968    0.1979 @   0.8098 f
  io_cmd_o[5] (net)                             4      90.3011              0.0000     0.8098 f
  io_cmd_o[5] (out)                                               0.2968   -0.0021 @   0.8077 f
  data arrival time                                                                    0.8077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9077


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1873/IN1 (AND2X1)                                              0.2514    0.0222 @   0.7248 r
  U1873/Q (AND2X1)                                                0.1864    0.1650 @   0.8898 r
  io_cmd_o[65] (net)                            4      56.0978              0.0000     0.8898 r
  io_cmd_o[65] (out)                                              0.1865   -0.0816 @   0.8083 r
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0619    0.1992     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (net)                    13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5508 r
  fifo_lo[36] (net)                                    13.3868              0.0000     0.5508 r
  U1832/IN1 (MUX21X1)                                             0.0619   -0.0052 &   0.5456 r
  U1832/Q (MUX21X1)                                               0.3240    0.1985 @   0.7441 r
  io_cmd_o[38] (net)                            5      96.7992              0.0000     0.7441 r
  U1833/INP (NBUFFX2)                                             0.3240   -0.0279 @   0.7162 r
  U1833/Z (NBUFFX2)                                               0.0390    0.0925     0.8086 r
  mem_cmd_o[38] (net)                           1       1.1365              0.0000     0.8086 r
  mem_cmd_o[38] (out)                                             0.0390    0.0000 &   0.8086 r
  data arrival time                                                                    0.8086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9086


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0401    0.1947     0.5842 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2       5.2293              0.0000     0.5842 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[51] (net)                     5.2293              0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5842 r
  fifo_lo[94] (net)                                     5.2293              0.0000     0.5842 r
  U1850/IN2 (MUX21X1)                                             0.0401    0.0000 &   0.5842 r
  U1850/Q (MUX21X1)                                               0.0433    0.0795     0.6637 r
  n2668 (net)                                   1       5.4891              0.0000     0.6637 r
  icc_place1896/INP (NBUFFX2)                                     0.0433   -0.0011 &   0.6626 r
  icc_place1896/Z (NBUFFX2)                                       0.2661    0.1280 @   0.7906 r
  mem_cmd_o[51] (net)                           4     149.4928              0.0000     0.7906 r
  mem_cmd_o[51] (out)                                             0.2661    0.0187 @   0.8093 r
  data arrival time                                                                    0.8093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9093


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0380    0.2075     0.6143 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       5.9559              0.0000     0.6143 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6143 f
  fifo_1__mem_fifo/data_o[29] (net)                     5.9559              0.0000     0.6143 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6143 f
  fifo_lo[76] (net)                                     5.9559              0.0000     0.6143 f
  U1814/IN2 (MUX21X1)                                             0.0380    0.0001 &   0.6144 f
  U1814/Q (MUX21X1)                                               0.2946    0.1971 @   0.8114 f
  io_cmd_o[29] (net)                            4      89.4852              0.0000     0.8114 f
  io_cmd_o[29] (out)                                              0.2946   -0.0016 @   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9098


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1664    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0920    0.2417 @   0.6075 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      30.2888              0.0000     0.6075 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6075 f
  fifo_1__mem_fifo/data_o[116] (net)                   30.2888              0.0000     0.6075 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6075 f
  fifo_lo[156] (net)                                   30.2888              0.0000     0.6075 f
  U1975/IN2 (AND2X1)                                              0.0921   -0.0010 @   0.6066 f
  U1975/Q (AND2X1)                                                0.3270    0.2174 @   0.8240 f
  io_cmd_o[116] (net)                           4      98.1324              0.0000     0.8240 f
  io_cmd_o[116] (out)                                             0.3270   -0.0139 @   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3640     0.3640
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1590    0.0000     0.3640 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0461    0.2121     0.5761 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.5024              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.5024              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5761 f
  fifo_lo[143] (net)                                    9.5024              0.0000     0.5761 f
  U1949/IN2 (AND2X1)                                              0.0461   -0.0007 &   0.5754 f
  U1949/Q (AND2X1)                                                0.2066    0.1529 @   0.7283 f
  io_cmd_o[103] (net)                           4      60.4952              0.0000     0.7283 f
  U1950/INP (NBUFFX2)                                             0.2066    0.0078 @   0.7362 f
  U1950/Z (NBUFFX2)                                               0.0379    0.0753     0.8114 f
  mem_cmd_o[103] (net)                          1       8.5658              0.0000     0.8114 f
  mem_cmd_o[103] (out)                                            0.0379   -0.0010 &   0.8104 f
  data arrival time                                                                    0.8104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9104


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0693    0.2115     0.6012 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      16.2119              0.0000     0.6012 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6012 r
  fifo_0__mem_fifo/data_o[1] (net)                     16.2119              0.0000     0.6012 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6012 r
  fifo_lo[0] (net)                                     16.2119              0.0000     0.6012 r
  U1760/IN1 (MUX21X1)                                             0.0693   -0.0026 &   0.5986 r
  U1760/Q (MUX21X1)                                               0.3081    0.1960 @   0.7946 r
  io_cmd_o[1] (net)                             4      92.3073              0.0000     0.7946 r
  U1761/INP (NBUFFX2)                                             0.3081   -0.0577 @   0.7369 r
  U1761/Z (NBUFFX2)                                               0.0389    0.0914     0.8283 r
  mem_cmd_o[1] (net)                            1       1.7034              0.0000     0.8283 r
  mem_cmd_o[1] (out)                                              0.0389   -0.0171 &   0.8112 r
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9112


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0582    0.2190     0.5702 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      14.8584              0.0000     0.5702 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5702 f
  fifo_0__mem_fifo/data_o[21] (net)                    14.8584              0.0000     0.5702 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5702 f
  fifo_lo[19] (net)                                    14.8584              0.0000     0.5702 f
  U1798/IN1 (MUX21X1)                                             0.0582   -0.0078 &   0.5624 f
  U1798/Q (MUX21X1)                                               0.0616    0.0889     0.6513 f
  n4594 (net)                                   1      11.7649              0.0000     0.6513 f
  icc_place1910/INP (NBUFFX2)                                     0.0616    0.0005 &   0.6518 f
  icc_place1910/Z (NBUFFX2)                                       0.1980    0.1213 @   0.7731 f
  mem_cmd_o[21] (net)                           4     114.1954              0.0000     0.7731 f
  mem_cmd_o[21] (out)                                             0.1980    0.0385 @   0.8116 f
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1753    0.0000     0.4077 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0457    0.2132     0.6209 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       9.3353              0.0000     0.6209 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6209 f
  fifo_1__mem_fifo/data_o[43] (net)                     9.3353              0.0000     0.6209 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6209 f
  fifo_lo[90] (net)                                     9.3353              0.0000     0.6209 f
  U1842/IN2 (MUX21X1)                                             0.0457   -0.0038 &   0.6171 f
  U1842/Q (MUX21X1)                                               0.3359    0.2170 @   0.8342 f
  io_cmd_o[43] (net)                            5     103.0838              0.0000     0.8342 f
  io_cmd_o[43] (out)                                              0.3359   -0.0220 @   0.8122 f
  data arrival time                                                                    0.8122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9122


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3487     0.3487
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1437    0.0000     0.3487 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0748    0.2293     0.5781 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      22.2253              0.0000     0.5781 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5781 f
  fifo_0__mem_fifo/data_o[10] (net)                    22.2253              0.0000     0.5781 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5781 f
  fifo_lo[8] (net)                                     22.2253              0.0000     0.5781 f
  icc_clock1850/IN1 (MUX21X1)                                     0.0748   -0.0132 &   0.5648 f
  icc_clock1850/Q (MUX21X1)                                       0.3576    0.2298 @   0.7946 f
  io_cmd_o[10] (net)                            4     109.9936              0.0000     0.7946 f
  io_cmd_o[10] (out)                                              0.3576    0.0181 @   0.8126 f
  data arrival time                                                                    0.8126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9126


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1435    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0584    0.2191     0.5704 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      14.9348              0.0000     0.5704 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5704 f
  fifo_0__mem_fifo/data_o[34] (net)                    14.9348              0.0000     0.5704 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5704 f
  fifo_lo[32] (net)                                    14.9348              0.0000     0.5704 f
  U1824/IN1 (MUX21X1)                                             0.0584    0.0006 &   0.5711 f
  U1824/Q (MUX21X1)                                               0.3248    0.2125 @   0.7835 f
  io_cmd_o[34] (net)                            4      99.2995              0.0000     0.7835 f
  io_cmd_o[34] (out)                                              0.3248    0.0299 @   0.8134 f
  data arrival time                                                                    0.8134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9134


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1441    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0917    0.2146     0.5665 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      24.6788              0.0000     0.5665 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5665 r
  fifo_0__mem_fifo/data_o[25] (net)                    24.6788              0.0000     0.5665 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5665 r
  fifo_lo[23] (net)                                    24.6788              0.0000     0.5665 r
  icc_clock1851/IN1 (MUX21X1)                                     0.0917   -0.0039 &   0.5626 r
  icc_clock1851/Q (MUX21X1)                                       0.3603    0.2165 @   0.7791 r
  io_cmd_o[25] (net)                            6     107.5259              0.0000     0.7791 r
  io_cmd_o[25] (out)                                              0.3603    0.0348 @   0.8139 r
  data arrival time                                                                    0.8139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9139


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0457    0.1927     0.6000 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       7.2290              0.0000     0.6000 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6000 r
  fifo_1__mem_fifo/data_o[35] (net)                     7.2290              0.0000     0.6000 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6000 r
  fifo_lo[82] (net)                                     7.2290              0.0000     0.6000 r
  U1826/IN2 (MUX21X1)                                             0.0457   -0.0019 &   0.5981 r
  U1826/Q (MUX21X1)                                               0.3168    0.1927 @   0.7908 r
  io_cmd_o[35] (net)                            5      94.0464              0.0000     0.7908 r
  io_cmd_o[35] (out)                                              0.3168    0.0234 @   0.8142 r
  data arrival time                                                                    0.8142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9142


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0662    0.2016     0.5528 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      15.0578              0.0000     0.5528 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5528 r
  fifo_0__mem_fifo/data_o[32] (net)                    15.0578              0.0000     0.5528 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5528 r
  fifo_lo[30] (net)                                    15.0578              0.0000     0.5528 r
  U1820/IN1 (MUX21X1)                                             0.0662   -0.0006 &   0.5521 r
  U1820/Q (MUX21X1)                                               0.3270    0.2016 @   0.7538 r
  io_cmd_o[32] (net)                            4      98.0821              0.0000     0.7538 r
  U1821/INP (NBUFFX2)                                             0.3270   -0.0245 @   0.7292 r
  U1821/Z (NBUFFX2)                                               0.0403    0.0938     0.8231 r
  mem_cmd_o[32] (net)                           1       2.0756              0.0000     0.8231 r
  mem_cmd_o[32] (out)                                             0.0403   -0.0087 &   0.8144 r
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0360    0.2058     0.6129 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2       5.0821              0.0000     0.6129 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6129 f
  fifo_1__mem_fifo/data_o[39] (net)                     5.0821              0.0000     0.6129 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6129 f
  fifo_lo[86] (net)                                     5.0821              0.0000     0.6129 f
  U1834/IN2 (MUX21X1)                                             0.0360    0.0000 &   0.6129 f
  U1834/Q (MUX21X1)                                               0.3294    0.2113 @   0.8242 f
  io_cmd_o[39] (net)                            5     100.6767              0.0000     0.8242 f
  io_cmd_o[39] (out)                                              0.3294   -0.0096 @   0.8146 f
  data arrival time                                                                    0.8146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9146


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2469    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0354    0.2116     0.6010 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       4.9470              0.0000     0.6010 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6010 f
  fifo_1__mem_fifo/data_o[2] (net)                      4.9470              0.0000     0.6010 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6010 f
  fifo_lo[50] (net)                                     4.9470              0.0000     0.6010 f
  U1762/IN2 (MUX21X1)                                             0.0354    0.0000 &   0.6010 f
  U1762/Q (MUX21X1)                                               0.2909    0.1962 @   0.7973 f
  io_cmd_o[2] (net)                             4      88.6249              0.0000     0.7973 f
  io_cmd_o[2] (out)                                               0.2909    0.0178 @   0.8151 f
  data arrival time                                                                    0.8151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.2468    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0397    0.2150     0.6042 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.7695              0.0000     0.6042 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6042 f
  fifo_1__mem_fifo/data_o[19] (net)                     6.7695              0.0000     0.6042 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6042 f
  fifo_lo[66] (net)                                     6.7695              0.0000     0.6042 f
  U1794/IN2 (MUX21X1)                                             0.0397    0.0001 &   0.6043 f
  U1794/Q (MUX21X1)                                               0.2929    0.1977 @   0.8020 f
  io_cmd_o[19] (net)                            4      89.1283              0.0000     0.8020 f
  U1795/INP (NBUFFX2)                                             0.2929   -0.0544 @   0.7476 f
  U1795/Z (NBUFFX2)                                               0.0341    0.0750     0.8226 f
  mem_cmd_o[19] (net)                           1       2.4561              0.0000     0.8226 f
  mem_cmd_o[19] (out)                                             0.0341   -0.0075 &   0.8152 f
  data arrival time                                                                    0.8152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9152


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2459    0.0000     0.3900 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0622    0.2301     0.6201 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      16.6786              0.0000     0.6201 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[5] (net)                     16.6786              0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6201 f
  fifo_lo[3] (net)                                     16.6786              0.0000     0.6201 f
  U1766/IN1 (MUX21X1)                                             0.0622   -0.0041 &   0.6160 f
  U1766/Q (MUX21X1)                                               0.2968    0.2016 @   0.8176 f
  io_cmd_o[5] (net)                             4      90.3011              0.0000     0.8176 f
  io_cmd_o[5] (out)                                               0.2968   -0.0021 @   0.8155 f
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1658    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0538    0.1965     0.5674 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.2891              0.0000     0.5674 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.2891              0.0000     0.5674 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5674 r
  fifo_lo[106] (net)                                   10.2891              0.0000     0.5674 r
  U1875/IN2 (AND2X2)                                              0.0538   -0.0011 &   0.5664 r
  U1875/Q (AND2X2)                                                0.1910    0.1360 @   0.7023 r
  io_cmd_o[66] (net)                            4     104.1167              0.0000     0.7023 r
  U1876/INP (NBUFFX2)                                             0.1910    0.0252 @   0.7276 r
  U1876/Z (NBUFFX2)                                               0.0808    0.1053 @   0.8329 r
  mem_cmd_o[66] (net)                           1      35.7570              0.0000     0.8329 r
  mem_cmd_o[66] (out)                                             0.0808   -0.0172 @   0.8157 r
  data arrival time                                                                    0.8157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9157


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1933/IN1 (AND2X1)                                              0.2514    0.0191 @   0.7217 r
  U1933/Q (AND2X1)                                                0.1710    0.1604     0.8821 r
  io_cmd_o[95] (net)                            4      52.2335              0.0000     0.8821 r
  io_cmd_o[95] (out)                                              0.1710   -0.0663 &   0.8158 r
  data arrival time                                                                    0.8158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9158


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0663    0.2017     0.5536 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      15.0829              0.0000     0.5536 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5536 r
  fifo_0__mem_fifo/data_o[23] (net)                    15.0829              0.0000     0.5536 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5536 r
  fifo_lo[21] (net)                                    15.0829              0.0000     0.5536 r
  U1802/IN1 (MUX21X1)                                             0.0663   -0.0006 &   0.5531 r
  U1802/Q (MUX21X1)                                               0.2126    0.1610 @   0.7141 r
  n4592 (net)                                   1      62.6680              0.0000     0.7141 r
  icc_place1908/INP (NBUFFX2)                                     0.2126   -0.0269 @   0.6872 r
  icc_place1908/Z (NBUFFX2)                                       0.1659    0.1376 @   0.8248 r
  mem_cmd_o[23] (net)                           4      88.2874              0.0000     0.8248 r
  mem_cmd_o[23] (out)                                             0.1659   -0.0089 @   0.8159 r
  data arrival time                                                                    0.8159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9159


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0516    0.2019     0.5907 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2       9.5231              0.0000     0.5907 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5907 r
  fifo_1__mem_fifo/data_o[8] (net)                      9.5231              0.0000     0.5907 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5907 r
  fifo_lo[55] (net)                                     9.5231              0.0000     0.5907 r
  U1772/IN2 (MUX21X1)                                             0.0516    0.0001 &   0.5909 r
  U1772/Q (MUX21X1)                                               0.0331    0.0753     0.6662 r
  n2676 (net)                                   1       2.1278              0.0000     0.6662 r
  icc_place1914/INP (NBUFFX2)                                     0.0331    0.0000 &   0.6662 r
  icc_place1914/Z (NBUFFX2)                                       0.2319    0.1184 @   0.7847 r
  mem_cmd_o[8] (net)                            4     130.5627              0.0000     0.7847 r
  mem_cmd_o[8] (out)                                              0.2319    0.0318 @   0.8165 r
  data arrival time                                                                    0.8165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9165


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1664    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0511    0.1951     0.5609 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.2741              0.0000     0.5609 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.2741              0.0000     0.5609 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5609 r
  fifo_lo[103] (net)                                    9.2741              0.0000     0.5609 r
  U1869/IN2 (AND2X1)                                              0.0511    0.0002 &   0.5611 r
  U1869/Q (AND2X1)                                                0.1646    0.1213 @   0.6824 r
  io_cmd_o[63] (net)                            4      48.0747              0.0000     0.6824 r
  U1870/INP (NBUFFX2)                                             0.1648   -0.0039 @   0.6785 r
  U1870/Z (NBUFFX2)                                               0.1377    0.1200 @   0.7985 r
  mem_cmd_o[63] (net)                           1      71.1605              0.0000     0.7985 r
  mem_cmd_o[63] (out)                                             0.1377    0.0182 @   0.8167 r
  data arrival time                                                                    0.8167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9167


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2467    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0409    0.1953     0.5846 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       5.4983              0.0000     0.5846 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[45] (net)                     5.4983              0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 r
  fifo_lo[92] (net)                                     5.4983              0.0000     0.5846 r
  U1846/IN2 (MUX21X1)                                             0.0409    0.0000 &   0.5847 r
  U1846/Q (MUX21X1)                                               0.3071    0.1902 @   0.7749 r
  io_cmd_o[45] (net)                            4      91.6993              0.0000     0.7749 r
  U1847/INP (NBUFFX2)                                             0.3071   -0.0368 @   0.7381 r
  U1847/Z (NBUFFX2)                                               0.0389    0.0913     0.8294 r
  mem_cmd_o[45] (net)                           1       1.7310              0.0000     0.8294 r
  mem_cmd_o[45] (out)                                             0.0389   -0.0126 &   0.8168 r
  data arrival time                                                                    0.8168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9168


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1983/IN1 (AND2X1)                                              0.2514    0.0230 @   0.7256 r
  U1983/Q (AND2X1)                                                0.1790    0.1600 @   0.8856 r
  io_cmd_o[120] (net)                           4      52.2010              0.0000     0.8856 r
  io_cmd_o[120] (out)                                             0.1796   -0.0683 @   0.8173 r
  data arrival time                                                                    0.8173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9173


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0535    0.2158     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (net)                    12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5674 f
  fifo_lo[36] (net)                                    12.7610              0.0000     0.5674 f
  U1832/IN1 (MUX21X1)                                             0.0535   -0.0049 &   0.5625 f
  U1832/Q (MUX21X1)                                               0.3135    0.2070 @   0.7695 f
  io_cmd_o[38] (net)                            5      95.6599              0.0000     0.7695 f
  U1833/INP (NBUFFX2)                                             0.3135   -0.0258 @   0.7437 f
  U1833/Z (NBUFFX2)                                               0.0334    0.0747     0.8184 f
  mem_cmd_o[38] (net)                           1       1.1365              0.0000     0.8184 f
  mem_cmd_o[38] (out)                                             0.0334    0.0000 &   0.8184 f
  data arrival time                                                                    0.8184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9184


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2425    0.0000     0.3867 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.1801    0.2884 @   0.6751 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      62.5788              0.0000     0.6751 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6751 f
  fifo_1__mem_fifo/data_o[54] (net)                    62.5788              0.0000     0.6751 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6751 f
  fifo_lo[97] (net)                                    62.5788              0.0000     0.6751 f
  U1856/IN2 (AND2X1)                                              0.1801   -0.0349 @   0.6402 f
  U1856/Q (AND2X1)                                                0.2085    0.1749 @   0.8151 f
  io_cmd_o[54] (net)                            4      60.6167              0.0000     0.8151 f
  U1857/INP (NBUFFX2)                                             0.2085   -0.0640 @   0.7511 f
  U1857/Z (NBUFFX2)                                               0.0332    0.0713     0.8224 f
  mem_cmd_o[54] (net)                           1       4.7099              0.0000     0.8224 f
  mem_cmd_o[54] (out)                                             0.0332   -0.0034 &   0.8190 f
  data arrival time                                                                    0.8190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9190


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.2469    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0449    0.1980     0.5872 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       6.9807              0.0000     0.5872 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5872 r
  fifo_1__mem_fifo/data_o[22] (net)                     6.9807              0.0000     0.5872 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5872 r
  fifo_lo[69] (net)                                     6.9807              0.0000     0.5872 r
  U1800/IN2 (MUX21X1)                                             0.0449    0.0001 &   0.5873 r
  U1800/Q (MUX21X1)                                               0.0893    0.1073     0.6946 r
  n2674 (net)                                   1      22.1825              0.0000     0.6946 r
  icc_place1909/INP (NBUFFX2)                                     0.0893   -0.0045 &   0.6901 r
  icc_place1909/Z (NBUFFX2)                                       0.2366    0.1344 @   0.8245 r
  mem_cmd_o[22] (net)                           4     133.3340              0.0000     0.8245 r
  mem_cmd_o[22] (out)                                             0.2366   -0.0055 @   0.8191 r
  data arrival time                                                                    0.8191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0496    0.2132     0.5652 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      11.0480              0.0000     0.5652 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5652 f
  fifo_1__mem_fifo/data_o[26] (net)                    11.0480              0.0000     0.5652 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.5652 f
  fifo_lo[73] (net)                                    11.0480              0.0000     0.5652 f
  U1808/IN2 (MUX21X1)                                             0.0496   -0.0022 &   0.5629 f
  U1808/Q (MUX21X1)                                               0.0906    0.1076     0.6706 f
  n2673 (net)                                   1      22.7092              0.0000     0.6706 f
  icc_place1907/INP (NBUFFX2)                                     0.0906   -0.0001 &   0.6705 f
  icc_place1907/Z (NBUFFX2)                                       0.2694    0.1509 @   0.8214 f
  mem_cmd_o[26] (net)                           5     158.2204              0.0000     0.8214 f
  mem_cmd_o[26] (out)                                             0.2694   -0.0020 @   0.8194 f
  data arrival time                                                                    0.8194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9194


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1440    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0401    0.1865     0.5378 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       5.1950              0.0000     0.5378 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5378 r
  fifo_0__mem_fifo/data_o[41] (net)                     5.1950              0.0000     0.5378 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5378 r
  fifo_lo[39] (net)                                     5.1950              0.0000     0.5378 r
  U1838/IN1 (MUX21X1)                                             0.0401    0.0000 &   0.5379 r
  U1838/Q (MUX21X1)                                               0.1607    0.1325 @   0.6703 r
  n2671 (net)                                   1      44.8858              0.0000     0.6703 r
  icc_place1902/INP (NBUFFX2)                                     0.1614   -0.0098 @   0.6605 r
  icc_place1902/Z (NBUFFX2)                                       0.2765    0.1626 @   0.8231 r
  mem_cmd_o[41] (net)                           5     155.4692              0.0000     0.8231 r
  mem_cmd_o[41] (out)                                             0.2765   -0.0036 @   0.8194 r
  data arrival time                                                                    0.8194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9194


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0624    0.1995     0.5515 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      13.6075              0.0000     0.5515 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5515 r
  fifo_0__mem_fifo/data_o[24] (net)                    13.6075              0.0000     0.5515 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5515 r
  fifo_lo[22] (net)                                    13.6075              0.0000     0.5515 r
  U1804/IN1 (MUX21X1)                                             0.0624   -0.0061 &   0.5454 r
  U1804/Q (MUX21X1)                                               0.3272    0.1990 @   0.7444 r
  io_cmd_o[24] (net)                            5      97.5103              0.0000     0.7444 r
  U1805/INP (NBUFFX2)                                             0.3272   -0.0159 @   0.7285 r
  U1805/Z (NBUFFX2)                                               0.0422    0.0955     0.8240 r
  mem_cmd_o[24] (net)                           1       3.5176              0.0000     0.8240 r
  mem_cmd_o[24] (out)                                             0.0422   -0.0040 &   0.8200 r
  data arrival time                                                                    0.8200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9200


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0675    0.2023     0.5542 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      15.5471              0.0000     0.5542 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5542 r
  fifo_0__mem_fifo/data_o[31] (net)                    15.5471              0.0000     0.5542 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5542 r
  fifo_lo[29] (net)                                    15.5471              0.0000     0.5542 r
  U1818/IN1 (MUX21X1)                                             0.0675   -0.0035 &   0.5507 r
  U1818/Q (MUX21X1)                                               0.3091    0.1957 @   0.7464 r
  io_cmd_o[31] (net)                            4      92.5652              0.0000     0.7464 r
  U1819/INP (NBUFFX2)                                             0.3091   -0.0178 @   0.7286 r
  U1819/Z (NBUFFX2)                                               0.0391    0.0915     0.8201 r
  mem_cmd_o[31] (net)                           1       1.7694              0.0000     0.8201 r
  mem_cmd_o[31] (out)                                             0.0391    0.0000 &   0.8201 r
  data arrival time                                                                    0.8201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1883/IN1 (AND2X1)                                              0.2514    0.0211 @   0.7238 r
  U1883/Q (AND2X1)                                                0.1522    0.1518 @   0.8756 r
  io_cmd_o[70] (net)                            4      46.0853              0.0000     0.8756 r
  io_cmd_o[70] (out)                                              0.1522   -0.0554 @   0.8203 r
  data arrival time                                                                    0.8203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9203


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2425    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.1804    0.2875 @   0.6749 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      62.0287              0.0000     0.6749 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[114] (net)                   62.0287              0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6749 f
  fifo_lo[154] (net)                                   62.0287              0.0000     0.6749 f
  U1971/IN2 (AND2X1)                                              0.1804    0.0052 @   0.6801 f
  U1971/Q (AND2X1)                                                0.1712    0.1581 @   0.8381 f
  io_cmd_o[114] (net)                           4      49.6528              0.0000     0.8381 f
  io_cmd_o[114] (out)                                             0.1712   -0.0171 @   0.8211 f
  data arrival time                                                                    0.8211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9211


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0597    0.2287     0.6184 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2      15.5861              0.0000     0.6184 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6184 f
  fifo_0__mem_fifo/data_o[1] (net)                     15.5861              0.0000     0.6184 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6184 f
  fifo_lo[0] (net)                                     15.5861              0.0000     0.6184 f
  U1760/IN1 (MUX21X1)                                             0.0597   -0.0022 &   0.6162 f
  U1760/Q (MUX21X1)                                               0.2990    0.2040 @   0.8202 f
  io_cmd_o[1] (net)                             4      91.5616              0.0000     0.8202 f
  U1761/INP (NBUFFX2)                                             0.2990   -0.0583 @   0.7619 f
  U1761/Z (NBUFFX2)                                               0.0335    0.0745     0.8364 f
  mem_cmd_o[1] (net)                            1       1.7034              0.0000     0.8364 f
  mem_cmd_o[1] (out)                                              0.0335   -0.0147 &   0.8217 f
  data arrival time                                                                    0.8217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9217


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0572    0.2184     0.5695 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      14.4320              0.0000     0.5695 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5695 f
  fifo_0__mem_fifo/data_o[32] (net)                    14.4320              0.0000     0.5695 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5695 f
  fifo_lo[30] (net)                                    14.4320              0.0000     0.5695 f
  U1820/IN1 (MUX21X1)                                             0.0572   -0.0012 &   0.5683 f
  U1820/Q (MUX21X1)                                               0.3174    0.2106 @   0.7790 f
  io_cmd_o[32] (net)                            4      97.3364              0.0000     0.7790 f
  U1821/INP (NBUFFX2)                                             0.3174   -0.0254 @   0.7536 f
  U1821/Z (NBUFFX2)                                               0.0347    0.0759     0.8295 f
  mem_cmd_o[32] (net)                           1       2.0756              0.0000     0.8295 f
  mem_cmd_o[32] (out)                                             0.0347   -0.0075 &   0.8221 f
  data arrival time                                                                    0.8221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9221


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0347    0.2109     0.6004 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2       4.6407              0.0000     0.6004 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[51] (net)                     4.6407              0.0000     0.6004 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6004 f
  fifo_lo[94] (net)                                     4.6407              0.0000     0.6004 f
  U1850/IN2 (MUX21X1)                                             0.0347    0.0000 &   0.6004 f
  U1850/Q (MUX21X1)                                               0.0446    0.0718     0.6723 f
  n2668 (net)                                   1       5.3692              0.0000     0.6723 f
  icc_place1896/INP (NBUFFX2)                                     0.0446   -0.0012 &   0.6710 f
  icc_place1896/Z (NBUFFX2)                                       0.2560    0.1332 @   0.8042 f
  mem_cmd_o[51] (net)                           4     148.7471              0.0000     0.8042 f
  mem_cmd_o[51] (out)                                             0.2560    0.0188 @   0.8231 f
  data arrival time                                                                    0.8231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9231


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1440    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0651    0.2010     0.5529 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      14.6289              0.0000     0.5529 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5529 r
  fifo_0__mem_fifo/data_o[36] (net)                    14.6289              0.0000     0.5529 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5529 r
  fifo_lo[34] (net)                                    14.6289              0.0000     0.5529 r
  U1828/IN1 (MUX21X1)                                             0.0651   -0.0047 &   0.5482 r
  U1828/Q (MUX21X1)                                               0.3524    0.2090 @   0.7573 r
  io_cmd_o[36] (net)                            5     105.5381              0.0000     0.7573 r
  U1829/INP (NBUFFX2)                                             0.3524   -0.0308 @   0.7265 r
  U1829/Z (NBUFFX2)                                               0.0475    0.1019     0.8284 r
  mem_cmd_o[36] (net)                           1       6.7795              0.0000     0.8284 r
  mem_cmd_o[36] (out)                                             0.0475   -0.0041 &   0.8243 r
  data arrival time                                                                    0.8243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9243


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0729    0.2050     0.5565 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      17.5731              0.0000     0.5565 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5565 r
  fifo_0__mem_fifo/data_o[12] (net)                    17.5731              0.0000     0.5565 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5565 r
  fifo_lo[10] (net)                                    17.5731              0.0000     0.5565 r
  U1780/IN1 (MUX21X1)                                             0.0729   -0.0097 &   0.5468 r
  U1780/Q (MUX21X1)                                               0.2790    0.1848 @   0.7316 r
  io_cmd_o[12] (net)                            4      82.6800              0.0000     0.7316 r
  U1781/INP (NBUFFX2)                                             0.2790    0.0047 @   0.7363 r
  U1781/Z (NBUFFX2)                                               0.0458    0.0954     0.8318 r
  mem_cmd_o[12] (net)                           1       8.2952              0.0000     0.8318 r
  mem_cmd_o[12] (out)                                             0.0458   -0.0066 &   0.8251 r
  data arrival time                                                                    0.8251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9251


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0446    0.2185     0.6074 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2       8.9346              0.0000     0.6074 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[8] (net)                      8.9346              0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6074 f
  fifo_lo[55] (net)                                     8.9346              0.0000     0.6074 f
  U1772/IN2 (MUX21X1)                                             0.0446    0.0001 &   0.6076 f
  U1772/Q (MUX21X1)                                               0.0337    0.0659     0.6734 f
  n2676 (net)                                   1       2.0078              0.0000     0.6734 f
  icc_place1914/INP (NBUFFX2)                                     0.0337    0.0000 &   0.6734 f
  icc_place1914/Z (NBUFFX2)                                       0.2235    0.1229 @   0.7964 f
  mem_cmd_o[8] (net)                            4     129.8169              0.0000     0.7964 f
  mem_cmd_o[8] (out)                                              0.2235    0.0289 @   0.8253 f
  data arrival time                                                                    0.8253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9253


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1856/IN1 (AND2X1)                                              0.2388    0.0216 @   0.7449 f
  U1856/Q (AND2X1)                                                0.2085    0.1740 @   0.9188 f
  io_cmd_o[54] (net)                            4      60.6167              0.0000     0.9188 f
  io_cmd_o[54] (out)                                              0.2085   -0.0933 @   0.8255 f
  data arrival time                                                                    0.8255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9255


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1985/IN1 (AND2X1)                                              0.2514    0.0229 @   0.7255 r
  U1985/Q (AND2X1)                                                0.2167    0.1772 @   0.9027 r
  io_cmd_o[121] (net)                           4      65.7090              0.0000     0.9027 r
  io_cmd_o[121] (out)                                             0.2170   -0.0764 @   0.8264 r
  data arrival time                                                                    0.8264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9264


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0364    0.2122     0.6017 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.3524              0.0000     0.6017 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6017 f
  fifo_1__mem_fifo/data_o[6] (net)                      5.3524              0.0000     0.6017 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.6017 f
  fifo_lo[53] (net)                                     5.3524              0.0000     0.6017 f
  U1768/IN2 (MUX21X1)                                             0.0364    0.0001 &   0.6018 f
  U1768/Q (MUX21X1)                                               0.3184    0.2087 @   0.8105 f
  io_cmd_o[6] (net)                             4      97.7546              0.0000     0.8105 f
  U1769/INP (NBUFFX2)                                             0.3184   -0.0628 @   0.7477 f
  U1769/Z (NBUFFX2)                                               0.0457    0.0859     0.8336 f
  mem_cmd_o[6] (net)                            1      10.9345              0.0000     0.8336 f
  mem_cmd_o[6] (out)                                              0.0457   -0.0063 &   0.8273 f
  data arrival time                                                                    0.8273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1752    0.0000     0.4058 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0442    0.1917     0.5975 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       6.6904              0.0000     0.5975 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5975 r
  fifo_1__mem_fifo/data_o[34] (net)                     6.6904              0.0000     0.5975 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.5975 r
  fifo_lo[81] (net)                                     6.6904              0.0000     0.5975 r
  U1824/IN2 (MUX21X1)                                             0.0442    0.0001 &   0.5976 r
  U1824/Q (MUX21X1)                                               0.3347    0.1999 @   0.7975 r
  io_cmd_o[34] (net)                            4     100.0452              0.0000     0.7975 r
  io_cmd_o[34] (out)                                              0.3347    0.0299 @   0.8274 r
  data arrival time                                                                    0.8274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9274


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0583    0.2191     0.5711 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      14.9213              0.0000     0.5711 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5711 f
  fifo_0__mem_fifo/data_o[31] (net)                    14.9213              0.0000     0.5711 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5711 f
  fifo_lo[29] (net)                                    14.9213              0.0000     0.5711 f
  U1818/IN1 (MUX21X1)                                             0.0583   -0.0033 &   0.5678 f
  U1818/Q (MUX21X1)                                               0.3000    0.2038 @   0.7716 f
  io_cmd_o[31] (net)                            4      91.8195              0.0000     0.7716 f
  U1819/INP (NBUFFX2)                                             0.3000   -0.0187 @   0.7529 f
  U1819/Z (NBUFFX2)                                               0.0336    0.0747     0.8276 f
  mem_cmd_o[31] (net)                           1       1.7694              0.0000     0.8276 f
  mem_cmd_o[31] (out)                                             0.0336    0.0000 &   0.8276 f
  data arrival time                                                                    0.8276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9276


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0666    0.2101     0.5998 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      15.1875              0.0000     0.5998 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[45] (net)                    15.1875              0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5998 r
  fifo_lo[43] (net)                                    15.1875              0.0000     0.5998 r
  U1846/IN1 (MUX21X1)                                             0.0666   -0.0081 &   0.5917 r
  U1846/Q (MUX21X1)                                               0.3071    0.1941 @   0.7858 r
  io_cmd_o[45] (net)                            4      91.6993              0.0000     0.7858 r
  U1847/INP (NBUFFX2)                                             0.3071   -0.0368 @   0.7491 r
  U1847/Z (NBUFFX2)                                               0.0389    0.0913     0.8404 r
  mem_cmd_o[45] (net)                           1       1.7310              0.0000     0.8404 r
  mem_cmd_o[45] (out)                                             0.0389   -0.0126 &   0.8278 r
  data arrival time                                                                    0.8278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9278


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0474    0.1937     0.6008 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2       7.8819              0.0000     0.6008 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[42] (net)                     7.8819              0.0000     0.6008 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6008 r
  fifo_lo[89] (net)                                     7.8819              0.0000     0.6008 r
  U1840/IN2 (MUX21X1)                                             0.0474    0.0001 &   0.6009 r
  U1840/Q (MUX21X1)                                               0.0566    0.0898     0.6907 r
  n2670 (net)                                   1      10.3039              0.0000     0.6907 r
  icc_place1900/INP (NBUFFX2)                                     0.0566   -0.0008 &   0.6899 r
  icc_place1900/Z (NBUFFX2)                                       0.1977    0.1144 @   0.8043 r
  mem_cmd_o[42] (net)                           5     109.4873              0.0000     0.8043 r
  mem_cmd_o[42] (out)                                             0.1977    0.0237 @   0.8280 r
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2467    0.0000     0.3894 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0353    0.2115     0.6009 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       4.9097              0.0000     0.6009 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[45] (net)                     4.9097              0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6009 f
  fifo_lo[92] (net)                                     4.9097              0.0000     0.6009 f
  U1846/IN2 (MUX21X1)                                             0.0353    0.0000 &   0.6009 f
  U1846/Q (MUX21X1)                                               0.2982    0.1992 @   0.8001 f
  io_cmd_o[45] (net)                            4      90.9535              0.0000     0.8001 f
  U1847/INP (NBUFFX2)                                             0.2982   -0.0358 @   0.7643 f
  U1847/Z (NBUFFX2)                                               0.0335    0.0745     0.8389 f
  mem_cmd_o[45] (net)                           1       1.7310              0.0000     0.8389 f
  mem_cmd_o[45] (out)                                             0.0335   -0.0108 &   0.8280 f
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1957/IN1 (AND2X1)                                              0.2514    0.0204 @   0.7230 r
  U1957/Q (AND2X1)                                                0.1848    0.1595 @   0.8825 r
  io_cmd_o[107] (net)                           4      53.9986              0.0000     0.8825 r
  io_cmd_o[107] (out)                                             0.1855   -0.0544 @   0.8281 r
  data arrival time                                                                    0.8281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9281


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0573    0.2184     0.5704 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      14.4571              0.0000     0.5704 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5704 f
  fifo_0__mem_fifo/data_o[23] (net)                    14.4571              0.0000     0.5704 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5704 f
  fifo_lo[21] (net)                                    14.4571              0.0000     0.5704 f
  U1802/IN1 (MUX21X1)                                             0.0573   -0.0004 &   0.5699 f
  U1802/Q (MUX21X1)                                               0.2084    0.1655 @   0.7354 f
  n4592 (net)                                   1      62.5480              0.0000     0.7354 f
  icc_place1908/INP (NBUFFX2)                                     0.2084   -0.0288 @   0.7065 f
  icc_place1908/Z (NBUFFX2)                                       0.1573    0.1304 @   0.8370 f
  mem_cmd_o[23] (net)                           4      87.5416              0.0000     0.8370 f
  mem_cmd_o[23] (out)                                             0.1573   -0.0088 @   0.8282 f
  data arrival time                                                                    0.8282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9282


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0540    0.2161     0.5681 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      12.9817              0.0000     0.5681 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5681 f
  fifo_0__mem_fifo/data_o[24] (net)                    12.9817              0.0000     0.5681 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5681 f
  fifo_lo[22] (net)                                    12.9817              0.0000     0.5681 f
  U1804/IN1 (MUX21X1)                                             0.0540   -0.0053 &   0.5628 f
  U1804/Q (MUX21X1)                                               0.3175    0.2078 @   0.7706 f
  io_cmd_o[24] (net)                            5      96.6669              0.0000     0.7706 f
  U1805/INP (NBUFFX2)                                             0.3175   -0.0162 @   0.7543 f
  U1805/Z (NBUFFX2)                                               0.0365    0.0776     0.8319 f
  mem_cmd_o[24] (net)                           1       3.5176              0.0000     0.8319 f
  mem_cmd_o[24] (out)                                             0.0365   -0.0034 &   0.8285 f
  data arrival time                                                                    0.8285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9285


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1440    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0563    0.2177     0.5696 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      14.0031              0.0000     0.5696 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5696 f
  fifo_0__mem_fifo/data_o[36] (net)                    14.0031              0.0000     0.5696 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5696 f
  fifo_lo[34] (net)                                    14.0031              0.0000     0.5696 f
  U1828/IN1 (MUX21X1)                                             0.0563   -0.0044 &   0.5652 f
  U1828/Q (MUX21X1)                                               0.3396    0.2181 @   0.7833 f
  io_cmd_o[36] (net)                            5     104.0126              0.0000     0.7833 f
  U1829/INP (NBUFFX2)                                             0.3396   -0.0335 @   0.7498 f
  U1829/Z (NBUFFX2)                                               0.0414    0.0825     0.8323 f
  mem_cmd_o[36] (net)                           1       6.7795              0.0000     0.8323 f
  mem_cmd_o[36] (out)                                             0.0414   -0.0036 &   0.8287 f
  data arrival time                                                                    0.8287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9287


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1435    0.0000     0.3512 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0646    0.2007     0.5519 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      14.4364              0.0000     0.5519 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[27] (net)                    14.4364              0.0000     0.5519 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5519 r
  fifo_lo[25] (net)                                    14.4364              0.0000     0.5519 r
  U1810/IN1 (MUX21X1)                                             0.0646   -0.0074 &   0.5445 r
  U1810/Q (MUX21X1)                                               0.4366    0.2333 @   0.7778 r
  io_cmd_o[27] (net)                            5     129.9990              0.0000     0.7778 r
  io_cmd_o[27] (out)                                              0.4366    0.0514 @   0.8292 r
  data arrival time                                                                    0.8292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9292


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0724    0.2279     0.5794 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      21.1888              0.0000     0.5794 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5794 f
  fifo_0__mem_fifo/data_o[53] (net)                    21.1888              0.0000     0.5794 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5794 f
  fifo_lo[47] (net)                                    21.1888              0.0000     0.5794 f
  U1854/IN1 (MUX21X1)                                             0.0724   -0.0044 &   0.5750 f
  U1854/Q (MUX21X1)                                               0.4035    0.2406 @   0.8155 f
  io_cmd_o[53] (net)                            4     122.5621              0.0000     0.8155 f
  io_cmd_o[53] (out)                                              0.4035    0.0137 @   0.8293 f
  data arrival time                                                                    0.8293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9293


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0421    0.1960     0.5855 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.9410              0.0000     0.5855 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[6] (net)                      5.9410              0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5855 r
  fifo_lo[53] (net)                                     5.9410              0.0000     0.5855 r
  U1768/IN2 (MUX21X1)                                             0.0421    0.0001 &   0.5856 r
  U1768/Q (MUX21X1)                                               0.3282    0.1986 @   0.7842 r
  io_cmd_o[6] (net)                             4      98.5003              0.0000     0.7842 r
  U1769/INP (NBUFFX2)                                             0.3282   -0.0523 @   0.7319 r
  U1769/Z (NBUFFX2)                                               0.0515    0.1039     0.8358 r
  mem_cmd_o[6] (net)                            1      10.9345              0.0000     0.8358 r
  mem_cmd_o[6] (out)                                              0.0515   -0.0059 &   0.8299 r
  data arrival time                                                                    0.8299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1873/IN1 (AND2X1)                                              0.2388    0.0234 @   0.7466 f
  U1873/Q (AND2X1)                                                0.1867    0.1662 @   0.9128 f
  io_cmd_o[65] (net)                            4      55.3520              0.0000     0.9128 f
  io_cmd_o[65] (out)                                              0.1867   -0.0828 @   0.8299 f
  data arrival time                                                                    0.8299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9299


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0362    0.2033     0.5546 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.1277              0.0000     0.5546 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5546 f
  fifo_0__mem_fifo/data_o[8] (net)                      5.1277              0.0000     0.5546 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5546 f
  fifo_lo[6] (net)                                      5.1277              0.0000     0.5546 f
  U1772/IN1 (MUX21X1)                                             0.0362    0.0000 &   0.5547 f
  U1772/Q (MUX21X1)                                               0.0337    0.0634     0.6181 f
  n2676 (net)                                   1       2.0078              0.0000     0.6181 f
  icc_place1914/INP (NBUFFX2)                                     0.0337    0.0000 &   0.6181 f
  icc_place1914/Z (NBUFFX2)                                       0.2235    0.1229 @   0.7410 f
  mem_cmd_o[8] (net)                            4     129.8169              0.0000     0.7410 f
  icc_place2008/INP (NBUFFX2)                                     0.2235    0.0251 @   0.7661 f
  icc_place2008/Z (NBUFFX2)                                       0.0301    0.0693     0.8354 f
  io_cmd_o[8] (net)                             1       1.6409              0.0000     0.8354 f
  io_cmd_o[8] (out)                                               0.0301   -0.0054 &   0.8300 f
  data arrival time                                                                    0.8300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9300


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.2467    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0412    0.1955     0.5846 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       5.6228              0.0000     0.5846 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[20] (net)                     5.6228              0.0000     0.5846 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 r
  fifo_lo[67] (net)                                     5.6228              0.0000     0.5846 r
  U1796/IN2 (MUX21X1)                                             0.0412    0.0000 &   0.5847 r
  U1796/Q (MUX21X1)                                               0.2891    0.1838 @   0.7684 r
  io_cmd_o[20] (net)                            4      86.0322              0.0000     0.7684 r
  U1797/INP (NBUFFX2)                                             0.2891   -0.0224 @   0.7460 r
  U1797/Z (NBUFFX2)                                               0.0398    0.0908     0.8368 r
  mem_cmd_o[20] (net)                           1       3.0872              0.0000     0.8368 r
  mem_cmd_o[20] (out)                                             0.0398   -0.0062 &   0.8306 r
  data arrival time                                                                    0.8306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9306


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0453    0.1982     0.5871 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       7.1287              0.0000     0.5871 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[11] (net)                     7.1287              0.0000     0.5871 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 r
  fifo_lo[58] (net)                                     7.1287              0.0000     0.5871 r
  U1778/IN2 (MUX21X1)                                             0.0453    0.0001 &   0.5872 r
  U1778/Q (MUX21X1)                                               0.2913    0.1865 @   0.7737 r
  io_cmd_o[11] (net)                            4      87.0805              0.0000     0.7737 r
  U1779/INP (NBUFFX2)                                             0.2913   -0.0283 @   0.7454 r
  U1779/Z (NBUFFX2)                                               0.0413    0.0924     0.8378 r
  mem_cmd_o[11] (net)                           1       4.2520              0.0000     0.8378 r
  mem_cmd_o[11] (out)                                             0.0413   -0.0062 &   0.8316 r
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1658    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0523    0.1957     0.5676 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.7480              0.0000     0.5676 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5676 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.7480              0.0000     0.5676 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5676 r
  fifo_lo[121] (net)                                    9.7480              0.0000     0.5676 r
  U1905/IN2 (AND2X1)                                              0.0523    0.0002 &   0.5678 r
  U1905/Q (AND2X1)                                                0.2640    0.1585 @   0.7263 r
  io_cmd_o[81] (net)                            4      79.6848              0.0000     0.7263 r
  U1906/INP (NBUFFX2)                                             0.2640    0.0172 @   0.7435 r
  U1906/Z (NBUFFX2)                                               0.0385    0.0880     0.8316 r
  mem_cmd_o[81] (net)                           1       3.0384              0.0000     0.8316 r
  mem_cmd_o[81] (out)                                             0.0385    0.0000 &   0.8316 r
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0587    0.1975     0.5494 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      12.1886              0.0000     0.5494 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5494 r
  fifo_0__mem_fifo/data_o[43] (net)                    12.1886              0.0000     0.5494 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5494 r
  fifo_lo[41] (net)                                    12.1886              0.0000     0.5494 r
  U1842/IN1 (MUX21X1)                                             0.0587    0.0003 &   0.5497 r
  U1842/Q (MUX21X1)                                               0.3478    0.2069 @   0.7566 r
  io_cmd_o[43] (net)                            5     104.4319              0.0000     0.7566 r
  U1843/INP (NBUFFX2)                                             0.3478   -0.0189 @   0.7378 r
  U1843/Z (NBUFFX2)                                               0.0433    0.0978     0.8356 r
  mem_cmd_o[43] (net)                           1       3.6057              0.0000     0.8356 r
  mem_cmd_o[43] (out)                                             0.0433   -0.0040 &   0.8316 r
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1752    0.0000     0.4063 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0413    0.1898     0.5961 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       5.6255              0.0000     0.5961 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[53] (net)                     5.6255              0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 r
  fifo_lo[96] (net)                                     5.6255              0.0000     0.5961 r
  U1854/IN2 (MUX21X1)                                             0.0413    0.0000 &   0.5961 r
  U1854/Q (MUX21X1)                                               0.4160    0.2219 @   0.8180 r
  io_cmd_o[53] (net)                            4     123.3078              0.0000     0.8180 r
  io_cmd_o[53] (out)                                              0.4160    0.0142 @   0.8322 r
  data arrival time                                                                    0.8322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9322


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1753    0.0000     0.4075 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0449    0.1922     0.5997 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       6.9515              0.0000     0.5997 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5997 r
  fifo_1__mem_fifo/data_o[37] (net)                     6.9515              0.0000     0.5997 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5997 r
  fifo_lo[84] (net)                                     6.9515              0.0000     0.5997 r
  U1830/IN2 (MUX21X1)                                             0.0449    0.0001 &   0.5998 r
  U1830/Q (MUX21X1)                                               0.3364    0.1994 @   0.7992 r
  io_cmd_o[37] (net)                            5     100.1388              0.0000     0.7992 r
  io_cmd_o[37] (out)                                              0.3364    0.0332 @   0.8324 r
  data arrival time                                                                    0.8324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9324


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1435    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0417    0.1874     0.5388 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       5.7535              0.0000     0.5388 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5388 r
  fifo_0__mem_fifo/data_o[8] (net)                      5.7535              0.0000     0.5388 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5388 r
  fifo_lo[6] (net)                                      5.7535              0.0000     0.5388 r
  U1772/IN1 (MUX21X1)                                             0.0417    0.0000 &   0.5389 r
  U1772/Q (MUX21X1)                                               0.0331    0.0713     0.6102 r
  n2676 (net)                                   1       2.1278              0.0000     0.6102 r
  icc_place1914/INP (NBUFFX2)                                     0.0331    0.0000 &   0.6102 r
  icc_place1914/Z (NBUFFX2)                                       0.2319    0.1184 @   0.7286 r
  mem_cmd_o[8] (net)                            4     130.5627              0.0000     0.7286 r
  icc_place2008/INP (NBUFFX2)                                     0.2319    0.0279 @   0.7566 r
  icc_place2008/Z (NBUFFX2)                                       0.0348    0.0821     0.8387 r
  io_cmd_o[8] (net)                             1       1.6409              0.0000     0.8387 r
  io_cmd_o[8] (out)                                               0.0348   -0.0063 &   0.8324 r
  data arrival time                                                                    0.8324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9324


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0587    0.2280     0.6178 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      15.1330              0.0000     0.6178 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6178 f
  fifo_0__mem_fifo/data_o[2] (net)                     15.1330              0.0000     0.6178 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6178 f
  fifo_lo[1] (net)                                     15.1330              0.0000     0.6178 f
  U1762/IN1 (MUX21X1)                                             0.0587   -0.0024 &   0.6154 f
  U1762/Q (MUX21X1)                                               0.2909    0.1993 @   0.8147 f
  io_cmd_o[2] (net)                             4      88.6249              0.0000     0.8147 f
  io_cmd_o[2] (out)                                               0.2909    0.0178 @   0.8325 f
  data arrival time                                                                    0.8325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9325


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0434    0.1912     0.5980 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       6.3981              0.0000     0.5980 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5980 r
  fifo_1__mem_fifo/data_o[40] (net)                     6.3981              0.0000     0.5980 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5980 r
  fifo_lo[87] (net)                                     6.3981              0.0000     0.5980 r
  U1836/IN2 (MUX21X1)                                             0.0434    0.0000 &   0.5980 r
  U1836/Q (MUX21X1)                                               0.3433    0.2035 @   0.8015 r
  io_cmd_o[40] (net)                            5     102.9518              0.0000     0.8015 r
  U1837/INP (NBUFFX2)                                             0.3433   -0.0525 @   0.7490 r
  U1837/Z (NBUFFX2)                                               0.0400    0.0946     0.8436 r
  mem_cmd_o[40] (net)                           1       1.1797              0.0000     0.8436 r
  mem_cmd_o[40] (out)                                             0.0400   -0.0105 &   0.8331 r
  data arrival time                                                                    0.8331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1903/IN1 (AND2X1)                                              0.2514    0.0179 @   0.7205 r
  U1903/Q (AND2X1)                                                0.1457    0.1489 @   0.8694 r
  io_cmd_o[80] (net)                            4      43.8568              0.0000     0.8694 r
  io_cmd_o[80] (out)                                              0.1458   -0.0358 @   0.8336 r
  data arrival time                                                                    0.8336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9336


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1440    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0699    0.2036     0.5548 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      16.4664              0.0000     0.5548 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5548 r
  fifo_0__mem_fifo/data_o[29] (net)                    16.4664              0.0000     0.5548 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5548 r
  fifo_lo[27] (net)                                    16.4664              0.0000     0.5548 r
  U1814/IN1 (MUX21X1)                                             0.0699   -0.0006 &   0.5542 r
  U1814/Q (MUX21X1)                                               0.3036    0.1925 @   0.7467 r
  io_cmd_o[29] (net)                            4      90.2310              0.0000     0.7467 r
  U1815/INP (NBUFFX2)                                             0.3036   -0.0009 @   0.7458 r
  U1815/Z (NBUFFX2)                                               0.0387    0.0909     0.8367 r
  mem_cmd_o[29] (net)                           1       1.7195              0.0000     0.8367 r
  mem_cmd_o[29] (out)                                             0.0387   -0.0028 &   0.8339 r
  data arrival time                                                                    0.8339

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9339


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1658    0.0000     0.3710 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0472    0.2134     0.5844 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2       9.9937              0.0000     0.5844 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[66] (net)                     9.9937              0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 f
  fifo_lo[106] (net)                                    9.9937              0.0000     0.5844 f
  U1875/IN2 (AND2X2)                                              0.0472   -0.0009 &   0.5834 f
  U1875/Q (AND2X2)                                                0.1917    0.1448 @   0.7283 f
  io_cmd_o[66] (net)                            4     103.3709              0.0000     0.7283 f
  U1876/INP (NBUFFX2)                                             0.1917    0.0251 @   0.7534 f
  U1876/Z (NBUFFX2)                                               0.0755    0.0972 @   0.8506 f
  mem_cmd_o[66] (net)                           1      35.7570              0.0000     0.8506 f
  mem_cmd_o[66] (out)                                             0.0755   -0.0166 @   0.8340 f
  data arrival time                                                                    0.8340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9340


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1933/IN1 (AND2X1)                                              0.2388    0.0203 @   0.7436 f
  U1933/Q (AND2X1)                                                0.1723    0.1604     0.9040 f
  io_cmd_o[95] (net)                            4      51.4878              0.0000     0.9040 f
  io_cmd_o[95] (out)                                              0.1723   -0.0689 &   0.8350 f
  data arrival time                                                                    0.8350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9350


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1441    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0409    0.1870     0.5380 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.4616              0.0000     0.5380 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5380 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.4616              0.0000     0.5380 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5380 r
  fifo_lo[14] (net)                                     5.4616              0.0000     0.5380 r
  U1788/IN1 (MUX21X2)                                             0.0409    0.0000 &   0.5380 r
  U1788/Q (MUX21X2)                                               0.2568    0.1664 @   0.7044 r
  n2675 (net)                                   4     134.6865              0.0000     0.7044 r
  icc_place2006/INP (NBUFFX2)                                     0.2568    0.0459 @   0.7503 r
  icc_place2006/Z (NBUFFX2)                                       0.0363    0.0857     0.8360 r
  io_cmd_o[16] (net)                            1       1.6166              0.0000     0.8360 r
  io_cmd_o[16] (out)                                              0.0363    0.0000 &   0.8360 r
  data arrival time                                                                    0.8360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9360


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0614    0.2297     0.6194 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      16.3319              0.0000     0.6194 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[6] (net)                     16.3319              0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6194 f
  fifo_lo[4] (net)                                     16.3319              0.0000     0.6194 f
  U1768/IN1 (MUX21X1)                                             0.0614   -0.0122 &   0.6072 f
  U1768/Q (MUX21X1)                                               0.3184    0.2121 @   0.8194 f
  io_cmd_o[6] (net)                             4      97.7546              0.0000     0.8194 f
  U1769/INP (NBUFFX2)                                             0.3184   -0.0628 @   0.7565 f
  U1769/Z (NBUFFX2)                                               0.0457    0.0859     0.8425 f
  mem_cmd_o[6] (net)                            1      10.9345              0.0000     0.8425 f
  mem_cmd_o[6] (out)                                              0.0457   -0.0063 &   0.8362 f
  data arrival time                                                                    0.8362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9362


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0391    0.2145     0.6034 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       6.5401              0.0000     0.6034 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[11] (net)                     6.5401              0.0000     0.6034 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6034 f
  fifo_lo[58] (net)                                     6.5401              0.0000     0.6034 f
  U1778/IN2 (MUX21X1)                                             0.0391    0.0001 &   0.6035 f
  U1778/Q (MUX21X1)                                               0.2830    0.1946 @   0.7981 f
  io_cmd_o[11] (net)                            4      86.3348              0.0000     0.7981 f
  U1779/INP (NBUFFX2)                                             0.2830   -0.0334 @   0.7647 f
  U1779/Z (NBUFFX2)                                               0.0360    0.0765     0.8412 f
  mem_cmd_o[11] (net)                           1       4.2520              0.0000     0.8412 f
  mem_cmd_o[11] (out)                                             0.0360   -0.0049 &   0.8363 f
  data arrival time                                                                    0.8363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9363


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0508    0.2140     0.5659 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      11.5628              0.0000     0.5659 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5659 f
  fifo_0__mem_fifo/data_o[43] (net)                    11.5628              0.0000     0.5659 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5659 f
  fifo_lo[41] (net)                                    11.5628              0.0000     0.5659 f
  U1842/IN1 (MUX21X1)                                             0.0508    0.0003 &   0.5662 f
  U1842/Q (MUX21X1)                                               0.3359    0.2165 @   0.7827 f
  io_cmd_o[43] (net)                            5     103.0838              0.0000     0.7827 f
  U1843/INP (NBUFFX2)                                             0.3359   -0.0216 @   0.7611 f
  U1843/Z (NBUFFX2)                                               0.0374    0.0787     0.8398 f
  mem_cmd_o[43] (net)                           1       3.6057              0.0000     0.8398 f
  mem_cmd_o[43] (out)                                             0.0374   -0.0034 &   0.8364 f
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.2469    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0388    0.2143     0.6035 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       6.3921              0.0000     0.6035 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6035 f
  fifo_1__mem_fifo/data_o[22] (net)                     6.3921              0.0000     0.6035 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6035 f
  fifo_lo[69] (net)                                     6.3921              0.0000     0.6035 f
  U1800/IN2 (MUX21X1)                                             0.0388    0.0001 &   0.6036 f
  U1800/Q (MUX21X1)                                               0.0890    0.1043     0.7079 f
  n2674 (net)                                   1      22.0626              0.0000     0.7079 f
  icc_place1909/INP (NBUFFX2)                                     0.0890   -0.0014 &   0.7065 f
  icc_place1909/Z (NBUFFX2)                                       0.2269    0.1375 @   0.8439 f
  mem_cmd_o[22] (net)                           4     132.5883              0.0000     0.8439 f
  mem_cmd_o[22] (out)                                             0.2269   -0.0069 @   0.8371 f
  data arrival time                                                                    0.8371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9371


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1897/IN1 (AND2X1)                                              0.2514    0.0212 @   0.7238 r
  U1897/Q (AND2X1)                                                0.1511    0.1477 @   0.8716 r
  io_cmd_o[77] (net)                            4      43.3414              0.0000     0.8716 r
  io_cmd_o[77] (out)                                              0.1514   -0.0345 @   0.8371 r
  data arrival time                                                                    0.8371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9371


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1983/IN1 (AND2X1)                                              0.2388    0.0241 @   0.7473 f
  U1983/Q (AND2X1)                                                0.1764    0.1600 @   0.9074 f
  io_cmd_o[120] (net)                           4      51.4552              0.0000     0.9074 f
  io_cmd_o[120] (out)                                             0.1764   -0.0701 @   0.8373 f
  data arrival time                                                                    0.8373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9373


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1883/IN1 (AND2X1)                                              0.2388    0.0223 @   0.7456 f
  U1883/Q (AND2X1)                                                0.1526    0.1502 @   0.8957 f
  io_cmd_o[70] (net)                            4      45.3396              0.0000     0.8957 f
  io_cmd_o[70] (out)                                              0.1526   -0.0584 @   0.8374 f
  data arrival time                                                                    0.8374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9374


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0713    0.2125     0.6022 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      16.9577              0.0000     0.6022 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6022 r
  fifo_0__mem_fifo/data_o[6] (net)                     16.9577              0.0000     0.6022 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6022 r
  fifo_lo[4] (net)                                     16.9577              0.0000     0.6022 r
  U1768/IN1 (MUX21X1)                                             0.0713   -0.0132 &   0.5890 r
  U1768/Q (MUX21X1)                                               0.3282    0.2034 @   0.7924 r
  io_cmd_o[6] (net)                             4      98.5003              0.0000     0.7924 r
  U1769/INP (NBUFFX2)                                             0.3282   -0.0523 @   0.7401 r
  U1769/Z (NBUFFX2)                                               0.0515    0.1039     0.8440 r
  mem_cmd_o[6] (net)                            1      10.9345              0.0000     0.8440 r
  mem_cmd_o[6] (out)                                              0.0515   -0.0059 &   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0691    0.2031     0.5546 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      16.1622              0.0000     0.5546 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5546 r
  fifo_0__mem_fifo/data_o[42] (net)                    16.1622              0.0000     0.5546 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5546 r
  fifo_lo[40] (net)                                    16.1622              0.0000     0.5546 r
  U1840/IN1 (MUX21X1)                                             0.0691   -0.0080 &   0.5465 r
  U1840/Q (MUX21X1)                                               0.0566    0.0930     0.6396 r
  n2670 (net)                                   1      10.3039              0.0000     0.6396 r
  icc_place1900/INP (NBUFFX2)                                     0.0566   -0.0008 &   0.6388 r
  icc_place1900/Z (NBUFFX2)                                       0.1977    0.1144 @   0.7532 r
  mem_cmd_o[42] (net)                           5     109.4873              0.0000     0.7532 r
  icc_place1998/INP (NBUFFX2)                                     0.1977    0.0221 @   0.7754 r
  icc_place1998/Z (NBUFFX2)                                       0.0328    0.0773     0.8527 r
  io_cmd_o[42] (net)                            1       1.8185              0.0000     0.8527 r
  io_cmd_o[42] (out)                                              0.0328   -0.0146 &   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0461    0.1904     0.5417 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       7.3424              0.0000     0.5417 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5417 r
  fifo_0__mem_fifo/data_o[22] (net)                     7.3424              0.0000     0.5417 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5417 r
  fifo_lo[20] (net)                                     7.3424              0.0000     0.5417 r
  U1800/IN1 (MUX21X1)                                             0.0461    0.0001 &   0.5418 r
  U1800/Q (MUX21X1)                                               0.0893    0.1058     0.6475 r
  n2674 (net)                                   1      22.1825              0.0000     0.6475 r
  icc_place1909/INP (NBUFFX2)                                     0.0893   -0.0045 &   0.6431 r
  icc_place1909/Z (NBUFFX2)                                       0.2366    0.1344 @   0.7775 r
  mem_cmd_o[22] (net)                           4     133.3340              0.0000     0.7775 r
  icc_place2004/INP (NBUFFX2)                                     0.2366   -0.0127 @   0.7648 r
  icc_place2004/Z (NBUFFX2)                                       0.0353    0.0830     0.8478 r
  io_cmd_o[22] (net)                            1       1.8290              0.0000     0.8478 r
  io_cmd_o[22] (out)                                              0.0353   -0.0092 &   0.8385 r
  data arrival time                                                                    0.8385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9385


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1865/IN1 (AND2X1)                                              0.2514    0.0191 @   0.7217 r
  U1865/Q (AND2X1)                                                0.1343    0.1436 @   0.8653 r
  io_cmd_o[61] (net)                            4      39.7941              0.0000     0.8653 r
  io_cmd_o[61] (out)                                              0.1343   -0.0266 @   0.8386 r
  data arrival time                                                                    0.8386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9386


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1441    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0789    0.2319     0.5838 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      24.0530              0.0000     0.5838 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5838 f
  fifo_0__mem_fifo/data_o[25] (net)                    24.0530              0.0000     0.5838 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5838 f
  fifo_lo[23] (net)                                    24.0530              0.0000     0.5838 f
  icc_clock1851/IN1 (MUX21X1)                                     0.0789   -0.0035 &   0.5803 f
  icc_clock1851/Q (MUX21X1)                                       0.3479    0.2242 @   0.8045 f
  io_cmd_o[25] (net)                            6     106.2527              0.0000     0.8045 f
  io_cmd_o[25] (out)                                              0.3479    0.0342 @   0.8388 f
  data arrival time                                                                    0.8388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9388


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1664    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0449    0.2119     0.5777 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       8.9564              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[63] (net)                     8.9564              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[103] (net)                                    8.9564              0.0000     0.5777 f
  U1869/IN2 (AND2X1)                                              0.0449    0.0002 &   0.5779 f
  U1869/Q (AND2X1)                                                0.1635    0.1319 @   0.7098 f
  io_cmd_o[63] (net)                            4      47.3289              0.0000     0.7098 f
  U1870/INP (NBUFFX2)                                             0.1635   -0.0047 @   0.7051 f
  U1870/Z (NBUFFX2)                                               0.1311    0.1155 @   0.8206 f
  mem_cmd_o[63] (net)                           1      71.1605              0.0000     0.8206 f
  mem_cmd_o[63] (out)                                             0.1311    0.0182 @   0.8388 f
  data arrival time                                                                    0.8388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9388


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1919/IN1 (AND2X1)                                              0.2514    0.0227 @   0.7253 r
  U1919/Q (AND2X1)                                                0.2072    0.1721 @   0.8974 r
  io_cmd_o[88] (net)                            4      62.0552              0.0000     0.8974 r
  io_cmd_o[88] (out)                                              0.2075   -0.0585 @   0.8389 r
  data arrival time                                                                    0.8389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9389


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2468    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0574    0.2272     0.6169 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      14.5617              0.0000     0.6169 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6169 f
  fifo_0__mem_fifo/data_o[45] (net)                    14.5617              0.0000     0.6169 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6169 f
  fifo_lo[43] (net)                                    14.5617              0.0000     0.6169 f
  U1846/IN1 (MUX21X1)                                             0.0574   -0.0076 &   0.6093 f
  U1846/Q (MUX21X1)                                               0.2982    0.2021 @   0.8114 f
  io_cmd_o[45] (net)                            4      90.9535              0.0000     0.8114 f
  U1847/INP (NBUFFX2)                                             0.2982   -0.0358 @   0.7756 f
  U1847/Z (NBUFFX2)                                               0.0335    0.0745     0.8501 f
  mem_cmd_o[45] (net)                           1       1.7310              0.0000     0.8501 f
  mem_cmd_o[45] (out)                                             0.0335   -0.0108 &   0.8393 f
  data arrival time                                                                    0.8393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9393


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0396    0.2088     0.6160 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       6.6405              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[35] (net)                     6.6405              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6160 f
  fifo_lo[82] (net)                                     6.6405              0.0000     0.6160 f
  U1826/IN2 (MUX21X1)                                             0.0396   -0.0018 &   0.6143 f
  U1826/Q (MUX21X1)                                               0.3072    0.2016 @   0.8159 f
  io_cmd_o[35] (net)                            5      93.2426              0.0000     0.8159 f
  io_cmd_o[35] (out)                                              0.3072    0.0237 @   0.8396 f
  data arrival time                                                                    0.8396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9396


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0629    0.2219     0.5735 f
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      16.9473              0.0000     0.5735 f
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5735 f
  fifo_0__mem_fifo/data_o[12] (net)                    16.9473              0.0000     0.5735 f
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5735 f
  fifo_lo[10] (net)                                    16.9473              0.0000     0.5735 f
  U1780/IN1 (MUX21X1)                                             0.0629   -0.0090 &   0.5645 f
  U1780/Q (MUX21X1)                                               0.2707    0.1910 @   0.7555 f
  io_cmd_o[12] (net)                            4      81.9343              0.0000     0.7555 f
  U1781/INP (NBUFFX2)                                             0.2707    0.0092 @   0.7647 f
  U1781/Z (NBUFFX2)                                               0.0404    0.0803     0.8450 f
  mem_cmd_o[12] (net)                           1       8.2952              0.0000     0.8450 f
  mem_cmd_o[12] (out)                                             0.0404   -0.0051 &   0.8399 f
  data arrival time                                                                    0.8399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9399


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1753    0.0000     0.4068 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0376    0.2072     0.6140 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       5.8096              0.0000     0.6140 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[40] (net)                     5.8096              0.0000     0.6140 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6140 f
  fifo_lo[87] (net)                                     5.8096              0.0000     0.6140 f
  U1836/IN2 (MUX21X1)                                             0.0376    0.0000 &   0.6140 f
  U1836/Q (MUX21X1)                                               0.3308    0.2131 @   0.8272 f
  io_cmd_o[40] (net)                            5     101.4264              0.0000     0.8272 f
  U1837/INP (NBUFFX2)                                             0.3308   -0.0534 @   0.7738 f
  U1837/Z (NBUFFX2)                                               0.0341    0.0757     0.8494 f
  mem_cmd_o[40] (net)                           1       1.1797              0.0000     0.8494 f
  mem_cmd_o[40] (out)                                             0.0341   -0.0090 &   0.8404 f
  data arrival time                                                                    0.8404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9404


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1753    0.0000     0.4070 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0411    0.2100     0.6170 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2       7.2933              0.0000     0.6170 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[42] (net)                     7.2933              0.0000     0.6170 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.6170 f
  fifo_lo[89] (net)                                     7.2933              0.0000     0.6170 f
  U1840/IN2 (MUX21X1)                                             0.0411    0.0001 &   0.6171 f
  U1840/Q (MUX21X1)                                               0.0574    0.0834     0.7005 f
  n2670 (net)                                   1      10.1840              0.0000     0.7005 f
  icc_place1900/INP (NBUFFX2)                                     0.0574   -0.0009 &   0.6996 f
  icc_place1900/Z (NBUFFX2)                                       0.1893    0.1174 @   0.8170 f
  mem_cmd_o[42] (net)                           5     108.6697              0.0000     0.8170 f
  mem_cmd_o[42] (out)                                             0.1893    0.0235 @   0.8405 f
  data arrival time                                                                    0.8405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9405


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1664    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0447    0.1913     0.5566 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       6.8482              0.0000     0.5566 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[84] (net)                     6.8482              0.0000     0.5566 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5566 r
  fifo_lo[124] (net)                                    6.8482              0.0000     0.5566 r
  U1911/IN2 (AND2X1)                                              0.0447    0.0000 &   0.5566 r
  U1911/Q (AND2X1)                                                0.1802    0.1283 @   0.6849 r
  io_cmd_o[84] (net)                            4      53.7240              0.0000     0.6849 r
  U1912/INP (NBUFFX2)                                             0.1804    0.0029 @   0.6878 r
  U1912/Z (NBUFFX2)                                               0.1588    0.1277 @   0.8155 r
  mem_cmd_o[84] (net)                           1      82.8492              0.0000     0.8155 r
  mem_cmd_o[84] (out)                                             0.1588    0.0252 @   0.8407 r
  data arrival time                                                                    0.8407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9407


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0603    0.1983     0.5503 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.7878              0.0000     0.5503 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5503 r
  fifo_0__mem_fifo/data_o[39] (net)                    12.7878              0.0000     0.5503 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5503 r
  fifo_lo[37] (net)                                    12.7878              0.0000     0.5503 r
  U1834/IN1 (MUX21X1)                                             0.0603   -0.0022 &   0.5481 r
  U1834/Q (MUX21X1)                                               0.3416    0.2041 @   0.7521 r
  io_cmd_o[39] (net)                            5     102.1612              0.0000     0.7521 r
  U1835/INP (NBUFFX2)                                             0.3416   -0.0081 @   0.7440 r
  U1835/Z (NBUFFX2)                                               0.0475    0.1013     0.8453 r
  mem_cmd_o[39] (net)                           1       7.2548              0.0000     0.8453 r
  mem_cmd_o[39] (out)                                             0.0475   -0.0045 &   0.8408 r
  data arrival time                                                                    0.8408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9408


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.2467    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0356    0.2117     0.6009 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       5.0342              0.0000     0.6009 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[20] (net)                     5.0342              0.0000     0.6009 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6009 f
  fifo_lo[67] (net)                                     5.0342              0.0000     0.6009 f
  U1796/IN2 (MUX21X1)                                             0.0356    0.0000 &   0.6009 f
  U1796/Q (MUX21X1)                                               0.2810    0.1919 @   0.7928 f
  io_cmd_o[20] (net)                            4      85.2864              0.0000     0.7928 f
  U1797/INP (NBUFFX2)                                             0.2810   -0.0217 @   0.7710 f
  U1797/Z (NBUFFX2)                                               0.0344    0.0751     0.8461 f
  mem_cmd_o[20] (net)                           1       3.0872              0.0000     0.8461 f
  mem_cmd_o[20] (out)                                             0.0344   -0.0051 &   0.8410 f
  data arrival time                                                                    0.8410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9410


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1760    0.0000     0.4071 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0450    0.2128     0.6199 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.0143              0.0000     0.6199 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[33] (net)                     9.0143              0.0000     0.6199 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6199 f
  fifo_lo[80] (net)                                     9.0143              0.0000     0.6199 f
  U1822/IN2 (MUX21X1)                                             0.0450    0.0001 &   0.6200 f
  U1822/Q (MUX21X1)                                               0.2995    0.2016 @   0.8216 f
  io_cmd_o[33] (net)                            4      91.3674              0.0000     0.8216 f
  U1823/INP (NBUFFX2)                                             0.2995   -0.0514 @   0.7702 f
  U1823/Z (NBUFFX2)                                               0.0333    0.0744     0.8446 f
  mem_cmd_o[33] (net)                           1       1.5655              0.0000     0.8446 f
  mem_cmd_o[33] (out)                                             0.0333   -0.0033 &   0.8412 f
  data arrival time                                                                    0.8412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9412


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1440    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0604    0.2204     0.5717 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      15.8406              0.0000     0.5717 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5717 f
  fifo_0__mem_fifo/data_o[29] (net)                    15.8406              0.0000     0.5717 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5717 f
  fifo_lo[27] (net)                                    15.8406              0.0000     0.5717 f
  U1814/IN1 (MUX21X1)                                             0.0604   -0.0005 &   0.5712 f
  U1814/Q (MUX21X1)                                               0.2946    0.2000 @   0.7712 f
  io_cmd_o[29] (net)                            4      89.4852              0.0000     0.7712 f
  U1815/INP (NBUFFX2)                                             0.2946   -0.0017 @   0.7696 f
  U1815/Z (NBUFFX2)                                               0.0333    0.0743     0.8439 f
  mem_cmd_o[29] (net)                           1       1.7195              0.0000     0.8439 f
  mem_cmd_o[29] (out)                                             0.0333   -0.0024 &   0.8414 f
  data arrival time                                                                    0.8414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9414


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1441    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0355    0.2027     0.5538 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       4.8290              0.0000     0.5538 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5538 f
  fifo_0__mem_fifo/data_o[16] (net)                     4.8290              0.0000     0.5538 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5538 f
  fifo_lo[14] (net)                                     4.8290              0.0000     0.5538 f
  U1788/IN1 (MUX21X2)                                             0.0355    0.0000 &   0.5538 f
  U1788/Q (MUX21X2)                                               0.2520    0.1707 @   0.7245 f
  n2675 (net)                                   4     133.9408              0.0000     0.7245 f
  icc_place2006/INP (NBUFFX2)                                     0.2520    0.0455 @   0.7701 f
  icc_place2006/Z (NBUFFX2)                                       0.0314    0.0718     0.8418 f
  io_cmd_o[16] (net)                            1       1.6166              0.0000     0.8418 f
  io_cmd_o[16] (out)                                              0.0314    0.0000 &   0.8418 f
  data arrival time                                                                    0.8418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9418


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3638     0.3638
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1590    0.0000     0.3638 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0455    0.1912     0.5550 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2       7.1279              0.0000     0.5550 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5550 r
  fifo_1__mem_fifo/data_o[94] (net)                     7.1279              0.0000     0.5550 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5550 r
  fifo_lo[134] (net)                                    7.1279              0.0000     0.5550 r
  U1931/IN2 (AND2X1)                                              0.0455    0.0001 &   0.5550 r
  U1931/Q (AND2X1)                                                0.3525    0.1948 @   0.7498 r
  io_cmd_o[94] (net)                            4     109.0181              0.0000     0.7498 r
  U1932/INP (NBUFFX2)                                             0.3525   -0.0053 @   0.7446 r
  U1932/Z (NBUFFX2)                                               0.0429    0.0979     0.8424 r
  mem_cmd_o[94] (net)                           1       3.1651              0.0000     0.8424 r
  mem_cmd_o[94] (out)                                             0.0429    0.0000 &   0.8425 r
  data arrival time                                                                    0.8425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9425


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1760    0.0000     0.4071 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0519    0.1963     0.6034 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.6029              0.0000     0.6034 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6034 r
  fifo_1__mem_fifo/data_o[33] (net)                     9.6029              0.0000     0.6034 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6034 r
  fifo_lo[80] (net)                                     9.6029              0.0000     0.6034 r
  U1822/IN2 (MUX21X1)                                             0.0519    0.0001 &   0.6035 r
  U1822/Q (MUX21X1)                                               0.3084    0.1931 @   0.7967 r
  io_cmd_o[33] (net)                            4      92.1132              0.0000     0.7967 r
  U1823/INP (NBUFFX2)                                             0.3084   -0.0415 @   0.7552 r
  U1823/Z (NBUFFX2)                                               0.0388    0.0912     0.8464 r
  mem_cmd_o[33] (net)                           1       1.5655              0.0000     0.8464 r
  mem_cmd_o[33] (out)                                             0.0388   -0.0039 &   0.8426 r
  data arrival time                                                                    0.8426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9426


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.2468    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0568    0.2048     0.5940 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      11.4926              0.0000     0.5940 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5940 r
  fifo_1__mem_fifo/data_o[30] (net)                    11.4926              0.0000     0.5940 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.5940 r
  fifo_lo[77] (net)                                    11.4926              0.0000     0.5940 r
  U1816/IN2 (MUX21X1)                                             0.0568   -0.0048 &   0.5892 r
  U1816/Q (MUX21X1)                                               0.0423    0.0828     0.6721 r
  n2672 (net)                                   1       5.2431              0.0000     0.6721 r
  icc_place1903/INP (NBUFFX2)                                     0.0423   -0.0014 &   0.6707 r
  icc_place1903/Z (NBUFFX2)                                       0.3438    0.1410 @   0.8117 r
  n2575 (net)                                   4     193.1270              0.0000     0.8117 r
  mem_cmd_o[30] (out)                                             0.3438    0.0311 @   0.8428 r
  data arrival time                                                                    0.8428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9428


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1435    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0597    0.2200     0.5714 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      15.5364              0.0000     0.5714 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5714 f
  fifo_0__mem_fifo/data_o[42] (net)                    15.5364              0.0000     0.5714 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5714 f
  fifo_lo[40] (net)                                    15.5364              0.0000     0.5714 f
  U1840/IN1 (MUX21X1)                                             0.0597   -0.0069 &   0.5645 f
  U1840/Q (MUX21X1)                                               0.0574    0.0862     0.6507 f
  n2670 (net)                                   1      10.1840              0.0000     0.6507 f
  icc_place1900/INP (NBUFFX2)                                     0.0574   -0.0009 &   0.6498 f
  icc_place1900/Z (NBUFFX2)                                       0.1893    0.1174 @   0.7671 f
  mem_cmd_o[42] (net)                           5     108.6697              0.0000     0.7671 f
  icc_place1998/INP (NBUFFX2)                                     0.1893    0.0220 @   0.7891 f
  icc_place1998/Z (NBUFFX2)                                       0.0287    0.0664     0.8556 f
  io_cmd_o[42] (net)                            1       1.8185              0.0000     0.8556 f
  io_cmd_o[42] (out)                                              0.0287   -0.0128 &   0.8428 f
  data arrival time                                                                    0.8428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9428


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0421    0.1960     0.5855 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2       5.9542              0.0000     0.5855 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[4] (net)                      5.9542              0.0000     0.5855 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.5855 r
  fifo_lo[51] (net)                                     5.9542              0.0000     0.5855 r
  U1764/IN2 (MUX21X1)                                             0.0421    0.0001 &   0.5856 r
  U1764/Q (MUX21X1)                                               0.3107    0.1908 @   0.7764 r
  io_cmd_o[4] (net)                             4      92.5005              0.0000     0.7764 r
  U1765/INP (NBUFFX2)                                             0.3107   -0.0179 @   0.7585 r
  U1765/Z (NBUFFX2)                                               0.0390    0.0915     0.8501 r
  mem_cmd_o[4] (net)                            1       1.6105              0.0000     0.8501 r
  mem_cmd_o[4] (out)                                              0.0390   -0.0065 &   0.8436 r
  data arrival time                                                                    0.8436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9436


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1441    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0398    0.2063     0.5576 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       6.7166              0.0000     0.5576 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5576 f
  fifo_0__mem_fifo/data_o[22] (net)                     6.7166              0.0000     0.5576 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5576 f
  fifo_lo[20] (net)                                     6.7166              0.0000     0.5576 f
  U1800/IN1 (MUX21X1)                                             0.0398    0.0001 &   0.5577 f
  U1800/Q (MUX21X1)                                               0.0890    0.1033     0.6609 f
  n2674 (net)                                   1      22.0626              0.0000     0.6609 f
  icc_place1909/INP (NBUFFX2)                                     0.0890   -0.0014 &   0.6595 f
  icc_place1909/Z (NBUFFX2)                                       0.2269    0.1375 @   0.7970 f
  mem_cmd_o[22] (net)                           4     132.5883              0.0000     0.7970 f
  icc_place2004/INP (NBUFFX2)                                     0.2269   -0.0139 @   0.7831 f
  icc_place2004/Z (NBUFFX2)                                       0.0305    0.0698     0.8529 f
  io_cmd_o[22] (net)                            1       1.8290              0.0000     0.8529 f
  io_cmd_o[22] (out)                                              0.0305   -0.0080 &   0.8449 f
  data arrival time                                                                    0.8449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9449


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1440    0.0000     0.3514 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0349    0.2022     0.5536 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       4.5692              0.0000     0.5536 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5536 f
  fifo_0__mem_fifo/data_o[41] (net)                     4.5692              0.0000     0.5536 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5536 f
  fifo_lo[39] (net)                                     4.5692              0.0000     0.5536 f
  U1838/IN1 (MUX21X1)                                             0.0349    0.0000 &   0.5536 f
  U1838/Q (MUX21X1)                                               0.1571    0.1372 @   0.6909 f
  n2671 (net)                                   1      44.7659              0.0000     0.6909 f
  icc_place1902/INP (NBUFFX2)                                     0.1571   -0.0047 @   0.6861 f
  icc_place1902/Z (NBUFFX2)                                       0.2645    0.1631 @   0.8493 f
  mem_cmd_o[41] (net)                           5     154.1211              0.0000     0.8493 f
  mem_cmd_o[41] (out)                                             0.2645   -0.0038 @   0.8455 f
  data arrival time                                                                    0.8455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9455


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3634     0.3634
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1590    0.0000     0.3634 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0433    0.1898     0.5532 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       6.3508              0.0000     0.5532 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[93] (net)                     6.3508              0.0000     0.5532 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5532 r
  fifo_lo[133] (net)                                    6.3508              0.0000     0.5532 r
  U1929/IN2 (AND2X1)                                              0.0433    0.0000 &   0.5532 r
  U1929/Q (AND2X1)                                                0.2790    0.1637 @   0.7169 r
  io_cmd_o[93] (net)                            4      84.7460              0.0000     0.7169 r
  U1930/INP (NBUFFX2)                                             0.2790    0.0177 @   0.7346 r
  U1930/Z (NBUFFX2)                                               0.0825    0.1167 @   0.8512 r
  mem_cmd_o[93] (net)                           1      33.5577              0.0000     0.8512 r
  mem_cmd_o[93] (out)                                             0.0829   -0.0054 @   0.8458 r
  data arrival time                                                                    0.8458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9458


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1435    0.0000     0.3519 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0521    0.2149     0.5668 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      12.1620              0.0000     0.5668 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5668 f
  fifo_0__mem_fifo/data_o[39] (net)                    12.1620              0.0000     0.5668 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5668 f
  fifo_lo[37] (net)                                    12.1620              0.0000     0.5668 f
  U1834/IN1 (MUX21X1)                                             0.0521   -0.0020 &   0.5648 f
  U1834/Q (MUX21X1)                                               0.3294    0.2130 @   0.7778 f
  io_cmd_o[39] (net)                            5     100.6767              0.0000     0.7778 f
  U1835/INP (NBUFFX2)                                             0.3294   -0.0093 @   0.7684 f
  U1835/Z (NBUFFX2)                                               0.0416    0.0824     0.8508 f
  mem_cmd_o[39] (net)                           1       7.2548              0.0000     0.8508 f
  mem_cmd_o[39] (out)                                             0.0416   -0.0040 &   0.8469 f
  data arrival time                                                                    0.8469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9469


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0522    0.1938     0.5458 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.6899              0.0000     0.5458 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5458 r
  fifo_1__mem_fifo/data_o[16] (net)                     9.6899              0.0000     0.5458 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5458 r
  fifo_lo[63] (net)                                     9.6899              0.0000     0.5458 r
  U1788/IN2 (MUX21X2)                                             0.0522   -0.0009 &   0.5450 r
  U1788/Q (MUX21X2)                                               0.2568    0.1707 @   0.7157 r
  n2675 (net)                                   4     134.6865              0.0000     0.7157 r
  icc_place2006/INP (NBUFFX2)                                     0.2568    0.0459 @   0.7615 r
  icc_place2006/Z (NBUFFX2)                                       0.0363    0.0857     0.8472 r
  io_cmd_o[16] (net)                            1       1.6166              0.0000     0.8472 r
  io_cmd_o[16] (out)                                              0.0363    0.0000 &   0.8472 r
  data arrival time                                                                    0.8472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1985/IN1 (AND2X1)                                              0.2388    0.0240 @   0.7473 f
  U1985/Q (AND2X1)                                                0.2176    0.1813 @   0.9286 f
  io_cmd_o[121] (net)                           4      64.9633              0.0000     0.9286 f
  io_cmd_o[121] (out)                                             0.2176   -0.0809 @   0.8477 f
  data arrival time                                                                    0.8477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9477


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.2466    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0881    0.2209     0.6098 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      23.2849              0.0000     0.6098 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6098 r
  fifo_1__mem_fifo/data_o[10] (net)                    23.2849              0.0000     0.6098 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.6098 r
  fifo_lo[57] (net)                                    23.2849              0.0000     0.6098 r
  icc_clock1850/IN2 (MUX21X1)                                     0.0881    0.0016 &   0.6114 r
  icc_clock1850/Q (MUX21X1)                                       0.3680    0.2226 @   0.8340 r
  io_cmd_o[10] (net)                            4     110.7393              0.0000     0.8340 r
  io_cmd_o[10] (out)                                              0.3680    0.0138 @   0.8478 r
  data arrival time                                                                    0.8478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1957/IN1 (AND2X1)                                              0.2388    0.0216 @   0.7449 f
  U1957/Q (AND2X1)                                                0.1846    0.1621 @   0.9070 f
  io_cmd_o[107] (net)                           4      53.2529              0.0000     0.9070 f
  io_cmd_o[107] (out)                                             0.1846   -0.0582 @   0.8488 f
  data arrival time                                                                    0.8488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9488


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1657    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0454    0.1917     0.5620 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       7.1290              0.0000     0.5620 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5620 r
  fifo_1__mem_fifo/data_o[74] (net)                     7.1290              0.0000     0.5620 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5620 r
  fifo_lo[114] (net)                                    7.1290              0.0000     0.5620 r
  U1891/IN2 (AND2X1)                                              0.0454    0.0001 &   0.5621 r
  U1891/Q (AND2X1)                                                0.2774    0.1640 @   0.7261 r
  io_cmd_o[74] (net)                            4      84.4616              0.0000     0.7261 r
  U1892/INP (NBUFFX2)                                             0.2774   -0.0019 @   0.7242 r
  U1892/Z (NBUFFX2)                                               0.0900    0.1201 @   0.8443 r
  mem_cmd_o[74] (net)                           1      38.6200              0.0000     0.8443 r
  mem_cmd_o[74] (out)                                             0.0900    0.0055 @   0.8498 r
  data arrival time                                                                    0.8498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9498


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0465    0.1932     0.6005 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2       7.5144              0.0000     0.6005 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[21] (net)                     7.5144              0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6005 r
  fifo_lo[68] (net)                                     7.5144              0.0000     0.6005 r
  U1798/IN2 (MUX21X1)                                             0.0465    0.0001 &   0.6006 r
  U1798/Q (MUX21X1)                                               0.0609    0.0922     0.6927 r
  n4594 (net)                                   1      11.8849              0.0000     0.6927 r
  icc_place1910/INP (NBUFFX2)                                     0.0609    0.0005 &   0.6933 r
  icc_place1910/Z (NBUFFX2)                                       0.2066    0.1181 @   0.8113 r
  mem_cmd_o[21] (net)                           4     114.9411              0.0000     0.8113 r
  mem_cmd_o[21] (out)                                             0.2066    0.0388 @   0.8502 r
  data arrival time                                                                    0.8502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1903/IN1 (AND2X1)                                              0.2388    0.0192 @   0.7424 f
  U1903/Q (AND2X1)                                                0.1457    0.1465 @   0.8890 f
  io_cmd_o[80] (net)                            4      43.1111              0.0000     0.8890 f
  io_cmd_o[80] (out)                                              0.1458   -0.0370 @   0.8519 f
  data arrival time                                                                    0.8519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1885/IN1 (AND2X1)                                              0.2514    0.0179 @   0.7205 r
  U1885/Q (AND2X1)                                                0.1379    0.1452 @   0.8658 r
  io_cmd_o[71] (net)                            4      41.0940              0.0000     0.8658 r
  io_cmd_o[71] (out)                                              0.1380   -0.0132 @   0.8525 r
  data arrival time                                                                    0.8525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1435    0.0000     0.3520 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0453    0.2102     0.5622 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       9.1067              0.0000     0.5622 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 f
  fifo_1__mem_fifo/data_o[16] (net)                     9.1067              0.0000     0.5622 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 f
  fifo_lo[63] (net)                                     9.1067              0.0000     0.5622 f
  U1788/IN2 (MUX21X2)                                             0.0453   -0.0008 &   0.5614 f
  U1788/Q (MUX21X2)                                               0.2520    0.1742 @   0.7357 f
  n2675 (net)                                   4     133.9408              0.0000     0.7357 f
  icc_place2006/INP (NBUFFX2)                                     0.2520    0.0455 @   0.7812 f
  icc_place2006/Z (NBUFFX2)                                       0.0314    0.0718     0.8530 f
  io_cmd_o[16] (net)                            1       1.6166              0.0000     0.8530 f
  io_cmd_o[16] (out)                                              0.0314    0.0000 &   0.8530 f
  data arrival time                                                                    0.8530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9530


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1439    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0343    0.2018     0.5531 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       4.3478              0.0000     0.5531 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5531 f
  fifo_0__mem_fifo/data_o[30] (net)                     4.3478              0.0000     0.5531 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5531 f
  fifo_lo[28] (net)                                     4.3478              0.0000     0.5531 f
  U1816/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.5531 f
  U1816/Q (MUX21X1)                                               0.0427    0.0703     0.6234 f
  n2672 (net)                                   1       5.1232              0.0000     0.6234 f
  icc_place1903/INP (NBUFFX2)                                     0.0427   -0.0016 &   0.6218 f
  icc_place1903/Z (NBUFFX2)                                       0.3314    0.1475 @   0.7693 f
  n2575 (net)                                   4     192.3812              0.0000     0.7693 f
  icc_place2000/INP (NBUFFX2)                                     0.3314    0.0110 @   0.7803 f
  icc_place2000/Z (NBUFFX2)                                       0.0384    0.0796     0.8598 f
  io_cmd_o[30] (net)                            1       4.6129              0.0000     0.8598 f
  io_cmd_o[30] (out)                                              0.0384   -0.0068 &   0.8530 f
  data arrival time                                                                    0.8530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9530


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1658    0.0000     0.3719 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0459    0.2125     0.5844 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.4302              0.0000     0.5844 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.4302              0.0000     0.5844 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 f
  fifo_lo[121] (net)                                    9.4302              0.0000     0.5844 f
  U1905/IN2 (AND2X1)                                              0.0459    0.0002 &   0.5846 f
  U1905/Q (AND2X1)                                                0.2690    0.1769 @   0.7616 f
  io_cmd_o[81] (net)                            4      78.9391              0.0000     0.7616 f
  U1906/INP (NBUFFX2)                                             0.2690    0.0171 @   0.7787 f
  U1906/Z (NBUFFX2)                                               0.0339    0.0744     0.8531 f
  mem_cmd_o[81] (net)                           1       3.0384              0.0000     0.8531 f
  mem_cmd_o[81] (out)                                             0.0339    0.0000 &   0.8531 f
  data arrival time                                                                    0.8531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1752    0.0000     0.4058 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0383    0.2077     0.6136 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       6.1019              0.0000     0.6136 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6136 f
  fifo_1__mem_fifo/data_o[34] (net)                     6.1019              0.0000     0.6136 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6136 f
  fifo_lo[81] (net)                                     6.1019              0.0000     0.6136 f
  U1824/IN2 (MUX21X1)                                             0.0383    0.0001 &   0.6136 f
  U1824/Q (MUX21X1)                                               0.3248    0.2100 @   0.8237 f
  io_cmd_o[34] (net)                            4      99.2995              0.0000     0.8237 f
  io_cmd_o[34] (out)                                              0.3248    0.0299 @   0.8536 f
  data arrival time                                                                    0.8536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9536


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1438    0.0000     0.3511 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0409    0.1870     0.5381 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2       5.4803              0.0000     0.5381 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[26] (net)                     5.4803              0.0000     0.5381 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 r
  fifo_lo[24] (net)                                     5.4803              0.0000     0.5381 r
  U1808/IN1 (MUX21X1)                                             0.0409    0.0000 &   0.5382 r
  U1808/Q (MUX21X1)                                               0.0911    0.1055     0.6437 r
  n2673 (net)                                   1      22.8291              0.0000     0.6437 r
  icc_place1907/INP (NBUFFX2)                                     0.0911   -0.0001 &   0.6436 r
  icc_place1907/Z (NBUFFX2)                                       0.2803    0.1466 @   0.7903 r
  mem_cmd_o[26] (net)                           5     159.0242              0.0000     0.7903 r
  icc_place2002/INP (NBUFFX2)                                     0.2803   -0.0115 @   0.7787 r
  icc_place2002/Z (NBUFFX2)                                       0.0430    0.0931     0.8718 r
  io_cmd_o[26] (net)                            1       5.9935              0.0000     0.8718 r
  io_cmd_o[26] (out)                                              0.0430   -0.0175 &   0.8543 r
  data arrival time                                                                    0.8543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9543


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1753    0.0000     0.4073 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0404    0.1891     0.5965 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.2883              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[32] (net)                     5.2883              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[79] (net)                                     5.2883              0.0000     0.5965 r
  U1820/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5965 r
  U1820/Q (MUX21X1)                                               0.3270    0.1977 @   0.7941 r
  io_cmd_o[32] (net)                            4      98.0821              0.0000     0.7941 r
  U1821/INP (NBUFFX2)                                             0.3270   -0.0245 @   0.7696 r
  U1821/Z (NBUFFX2)                                               0.0403    0.0938     0.8634 r
  mem_cmd_o[32] (net)                           1       2.0756              0.0000     0.8634 r
  mem_cmd_o[32] (out)                                             0.0403   -0.0087 &   0.8548 r
  data arrival time                                                                    0.8548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9548


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.2459    0.0000     0.3895 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0364    0.2123     0.6018 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2       5.3656              0.0000     0.6018 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6018 f
  fifo_1__mem_fifo/data_o[4] (net)                      5.3656              0.0000     0.6018 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6018 f
  fifo_lo[51] (net)                                     5.3656              0.0000     0.6018 f
  U1764/IN2 (MUX21X1)                                             0.0364    0.0001 &   0.6018 f
  U1764/Q (MUX21X1)                                               0.3016    0.1998 @   0.8016 f
  io_cmd_o[4] (net)                             4      91.7548              0.0000     0.8016 f
  U1765/INP (NBUFFX2)                                             0.3016   -0.0159 @   0.7858 f
  U1765/Z (NBUFFX2)                                               0.0335    0.0746     0.8603 f
  mem_cmd_o[4] (net)                            1       1.6105              0.0000     0.8603 f
  mem_cmd_o[4] (out)                                              0.0335   -0.0055 &   0.8548 f
  data arrival time                                                                    0.8548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9548


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1435    0.0000     0.3509 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0717    0.2044     0.5553 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      17.1363              0.0000     0.5553 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5553 r
  fifo_0__mem_fifo/data_o[35] (net)                    17.1363              0.0000     0.5553 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5553 r
  fifo_lo[33] (net)                                    17.1363              0.0000     0.5553 r
  U1826/IN1 (MUX21X1)                                             0.0717   -0.0148 &   0.5405 r
  U1826/Q (MUX21X1)                                               0.3168    0.1967 @   0.7372 r
  io_cmd_o[35] (net)                            5      94.0464              0.0000     0.7372 r
  U1827/INP (NBUFFX2)                                             0.3168    0.0235 @   0.7606 r
  U1827/Z (NBUFFX2)                                               0.0426    0.0952     0.8558 r
  mem_cmd_o[35] (net)                           1       4.2906              0.0000     0.8558 r
  mem_cmd_o[35] (out)                                             0.0426   -0.0010 &   0.8548 r
  data arrival time                                                                    0.8548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9548


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1865/IN1 (AND2X1)                                              0.2388    0.0203 @   0.7436 f
  U1865/Q (AND2X1)                                                0.1337    0.1401 @   0.8837 f
  io_cmd_o[61] (net)                            4      39.0484              0.0000     0.8837 f
  io_cmd_o[61] (out)                                              0.1337   -0.0288 @   0.8549 f
  data arrival time                                                                    0.8549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9549


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0619    0.1992     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (net)                    13.3868              0.0000     0.5508 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5508 r
  fifo_lo[36] (net)                                    13.3868              0.0000     0.5508 r
  U1832/IN1 (MUX21X1)                                             0.0619   -0.0052 &   0.5456 r
  U1832/Q (MUX21X1)                                               0.3240    0.1985 @   0.7441 r
  io_cmd_o[38] (net)                            5      96.7992              0.0000     0.7441 r
  U1992/IN2 (NOR3X0)                                              0.3240   -0.0287 @   0.7154 r
  U1992/QN (NOR3X0)                                               0.0846    0.1029     0.8183 f
  n238 (net)                                    2       4.2845              0.0000     0.8183 f
  U3123/IN1 (NOR2X0)                                              0.0846    0.0000 &   0.8183 f
  U3123/QN (NOR2X0)                                               0.1172    0.0649     0.8832 r
  mem_cmd_v_o (net)                             1       9.7537              0.0000     0.8832 r
  mem_cmd_v_o (out)                                               0.1172   -0.0281 &   0.8551 r
  data arrival time                                                                    0.8551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0286    0.2060     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (net)                            2.0118              0.0000     0.5950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5950 f
  n2390 (net)                                           2.0118              0.0000     0.5950 f
  icc_place1888/INP (NBUFFX2)                                     0.0286    0.0000 &   0.5950 f
  icc_place1888/Z (NBUFFX2)                                       0.2388    0.1282 @   0.7232 f
  n2559 (net)                                  24     139.9534              0.0000     0.7232 f
  U1897/IN1 (AND2X1)                                              0.2388    0.0224 @   0.7457 f
  U1897/Q (AND2X1)                                                0.1493    0.1455 @   0.8912 f
  io_cmd_o[77] (net)                            4      42.5956              0.0000     0.8912 f
  io_cmd_o[77] (out)                                              0.1493   -0.0357 @   0.8554 f
  data arrival time                                                                    0.8554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9554


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1439    0.0000     0.3513 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0395    0.1860     0.5373 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       4.9736              0.0000     0.5373 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5373 r
  fifo_0__mem_fifo/data_o[30] (net)                     4.9736              0.0000     0.5373 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5373 r
  fifo_lo[28] (net)                                     4.9736              0.0000     0.5373 r
  U1816/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5373 r
  U1816/Q (MUX21X1)                                               0.0423    0.0771     0.6144 r
  n2672 (net)                                   1       5.2431              0.0000     0.6144 r
  icc_place1903/INP (NBUFFX2)                                     0.0423   -0.0014 &   0.6131 r
  icc_place1903/Z (NBUFFX2)                                       0.3438    0.1410 @   0.7541 r
  n2575 (net)                                   4     193.1270              0.0000     0.7541 r
  icc_place2000/INP (NBUFFX2)                                     0.3438    0.0107 @   0.7648 r
  icc_place2000/Z (NBUFFX2)                                       0.0443    0.0985     0.8633 r
  io_cmd_o[30] (net)                            1       4.6129              0.0000     0.8633 r
  io_cmd_o[30] (out)                                              0.0443   -0.0078 &   0.8555 r
  data arrival time                                                                    0.8555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2467    0.0000     0.3890 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0318    0.1891     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (net)                            2.1318              0.0000     0.5781 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.5781 r
  n2390 (net)                                           2.1318              0.0000     0.5781 r
  icc_place1888/INP (NBUFFX2)                                     0.0318    0.0000 &   0.5781 r
  icc_place1888/Z (NBUFFX2)                                       0.2514    0.1245 @   0.7026 r
  n2559 (net)                                  24     142.1048              0.0000     0.7026 r
  U1939/IN1 (AND2X1)                                              0.2514    0.0196 @   0.7222 r
  U1939/Q (AND2X1)                                                0.1671    0.1522 @   0.8744 r
  io_cmd_o[98] (net)                            4      48.1152              0.0000     0.8744 r
  io_cmd_o[98] (out)                                              0.1677   -0.0181 @   0.8563 r
  data arrival time                                                                    0.8563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9563


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3887     0.3887
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2464    0.0000     0.3887 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0693    0.2114     0.6002 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      16.2066              0.0000     0.6002 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[52] (net)                    16.2066              0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6002 r
  fifo_lo[95] (net)                                    16.2066              0.0000     0.6002 r
  U1852/IN2 (MUX21X1)                                             0.0693   -0.0012 &   0.5990 r
  U1852/Q (MUX21X1)                                               0.0756    0.1057     0.7046 r
  n2667 (net)                                   1      17.1942              0.0000     0.7046 r
  icc_place1915/INP (NBUFFX2)                                     0.0756   -0.0062 &   0.6984 r
  icc_place1915/Z (NBUFFX2)                                       0.2317    0.1290 @   0.8274 r
  mem_cmd_o[52] (net)                           4     129.9342              0.0000     0.8274 r
  mem_cmd_o[52] (out)                                             0.2317    0.0292 @   0.8566 r
  data arrival time                                                                    0.8566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9566


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1753    0.0000     0.4075 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0389    0.2082     0.6158 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       6.3629              0.0000     0.6158 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6158 f
  fifo_1__mem_fifo/data_o[37] (net)                     6.3629              0.0000     0.6158 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6158 f
  fifo_lo[84] (net)                                     6.3629              0.0000     0.6158 f
  U1830/IN2 (MUX21X1)                                             0.0389    0.0001 &   0.6158 f
  U1830/Q (MUX21X1)                                               0.3251    0.2089 @   0.8248 f
  io_cmd_o[37] (net)                            5      99.0278              0.0000     0.8248 f
  io_cmd_o[37] (out)                                              0.3251    0.0326 @   0.8573 f
  data arrival time                                                                    0.8573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9573


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1440    0.0000     0.3515 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0535    0.2158     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (net)                    12.7610              0.0000     0.5674 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5674 f
  fifo_lo[36] (net)                                    12.7610              0.0000     0.5674 f
  U1832/IN1 (MUX21X1)                                             0.0535   -0.0049 &   0.5625 f
  U1832/Q (MUX21X1)                                               0.3135    0.2070 @   0.7695 f
  io_cmd_o[38] (net)                            5      95.6599              0.0000     0.7695 f
  U1992/IN2 (NOR3X0)                                              0.3135   -0.0265 @   0.7430 f
  U1992/QN (NOR3X0)                                               0.0943    0.0682     0.8111 r
  n238 (net)                                    2       4.7410              0.0000     0.8111 r
  U3123/IN1 (NOR2X0)                                              0.0943    0.0000 &   0.8112 r
  U3123/QN (NOR2X0)                                               0.0882    0.0669     0.8781 f
  mem_cmd_v_o (net)                             1       9.7537              0.0000     0.8781 f
  mem_cmd_v_o (out)                                               0.0882   -0.0207 &   0.8574 f
  data arrival time                                                                    0.8574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9574


1
