<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='110' type='bool llvm::AMDGPUInstructionSelector::selectWritelane(llvm::MachineInstr &amp; MI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='796' ll='846' type='bool llvm::AMDGPUInstructionSelector::selectWritelane(llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='922' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='791'>// Writelane is special in that it can use SGPR and M0 (which would normally
// count as using the constant bus twice - but in this case it is allowed since
// the lane selector doesn&apos;t count as a use of the constant bus). However, it is
// still required to abide by the 1 SGPR rule. Fix this up if we might have
// multiple SGPRs.</doc>
