m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC2
vCIC
!s110 1440986912
!i10b 1
!s100 QQj7z2U=dzWT@iaEX?3<b3
IDhK>a=U456eX;?KFSC5nQ1
Z0 V`JN@9S9cnhjKRR_L]QIcM3
Z1 d/home/eric/GitHub/AMdemod/IP/CIC2
w1440986907
8/home/eric/GitHub/AMdemod/IP/CIC2/CIC.v
F/home/eric/GitHub/AMdemod/IP/CIC2/CIC.v
L0 5
Z2 OV;L;10.3d;59
r1
!s85 0
31
!s108 1440986912.718847
!s107 /home/eric/GitHub/AMdemod/IP/CIC2/CIC.v|
!s90 -reportprogress|300|-work|work|/home/eric/GitHub/AMdemod/IP/CIC2/CIC.v|
!i113 1
Z3 o-work work
n@c@i@c
vCIC_tb
!s110 1440987359
!i10b 1
!s100 P@UD;N<4MdgNdhPCA_XSQ3
IBc9=H@@B955c5Hgc<Y8E62
R0
R1
w1440987348
8/home/eric/GitHub/AMdemod/IP/CIC2/CIC_tb.v
F/home/eric/GitHub/AMdemod/IP/CIC2/CIC_tb.v
L0 3
R2
r1
!s85 0
31
!s108 1440987359.941438
!s107 /home/eric/GitHub/AMdemod/IP/CIC2/CIC_tb.v|
!s90 -reportprogress|300|-work|work|/home/eric/GitHub/AMdemod/IP/CIC2/CIC_tb.v|
!i113 1
R3
n@c@i@c_tb
