{
	"cts__timing__setup__tns__pre_repair": -2.20079,
	"cts__timing__setup__ws__pre_repair": -0.206362,
	"cts__clock__skew__setup__pre_repair": 0.360262,
	"cts__clock__skew__hold__pre_repair": 0.360261,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.16592,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.294172,
	"cts__timing__drv__max_cap__pre_repair": 6,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 22,
	"cts__timing__drv__hold_violation_count__pre_repair": 804,
	"cts__design__io__pre_repair": 477,
	"cts__design__die__area__pre_repair": 247979,
	"cts__design__core__area__pre_repair": 243350,
	"cts__design__instance__count__pre_repair": 68558,
	"cts__design__instance__area__pre_repair": 140864,
	"cts__design__instance__count__stdcell__pre_repair": 68558,
	"cts__design__instance__area__stdcell__pre_repair": 140864,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.578856,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.578856,
	"cts__timing__setup__tns__post_repair": -2.20079,
	"cts__timing__setup__ws__post_repair": -0.206362,
	"cts__clock__skew__setup__post_repair": 0.360262,
	"cts__clock__skew__hold__post_repair": 0.360261,
	"cts__timing__drv__max_slew_limit__post_repair": 0.16592,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.294172,
	"cts__timing__drv__max_cap__post_repair": 6,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 22,
	"cts__timing__drv__hold_violation_count__post_repair": 804,
	"cts__design__io__post_repair": 477,
	"cts__design__die__area__post_repair": 247979,
	"cts__design__core__area__post_repair": 243350,
	"cts__design__instance__count__post_repair": 68558,
	"cts__design__instance__area__post_repair": 140864,
	"cts__design__instance__count__stdcell__post_repair": 68558,
	"cts__design__instance__area__stdcell__post_repair": 140864,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.578856,
	"cts__design__instance__utilization__stdcell__post_repair": 0.578856,
	"cts__design__instance__displacement__total": 233241,
	"cts__design__instance__displacement__mean": 3.402,
	"cts__design__instance__displacement__max": 34.31,
	"cts__route__wirelength__estimated": 709928,
	"cts__design__instance__count__setup_buffer": 7,
	"cts__design__instance__count__hold_buffer": 314,
	"cts__design__instance__displacement__total": 4687.72,
	"cts__design__instance__displacement__mean": 0.068,
	"cts__design__instance__displacement__max": 18.16,
	"cts__route__wirelength__estimated": 714230,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0,
	"cts__clock__skew__setup": 0.362235,
	"cts__clock__skew__hold": 0.362234,
	"cts__timing__drv__max_slew_limit": 0.166205,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.292888,
	"cts__timing__drv__max_cap": 6,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 477,
	"cts__design__die__area": 247979,
	"cts__design__core__area": 243350,
	"cts__design__instance__count": 68879,
	"cts__design__instance__area": 141160,
	"cts__design__instance__count__stdcell": 68879,
	"cts__design__instance__area__stdcell": 141160,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.58007,
	"cts__design__instance__utilization__stdcell": 0.58007
}