<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FFT.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../FFT.v" target="rtwreport_document_frame" id="linkToText_plain">FFT.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\FFTHDLOptimizedExample_Streaming\FFT.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2024-05-11 19:34:43</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: FFT</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: FFTHDLOptimizedExample_Streaming/FFT Streaming/FFT</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 8.0</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// FFT</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="23">   23   </a>
</span><span><a class="LN" name="24">   24   </a><span class="KW">module</span> FFT
</span><span><a class="LN" name="25">   25   </a>          (clk,
</span><span><a class="LN" name="26">   26   </a>           reset,
</span><span><a class="LN" name="27">   27   </a>           dataIn_re_0,
</span><span><a class="LN" name="28">   28   </a>           dataIn_re_1,
</span><span><a class="LN" name="29">   29   </a>           dataIn_re_2,
</span><span><a class="LN" name="30">   30   </a>           dataIn_re_3,
</span><span><a class="LN" name="31">   31   </a>           dataIn_re_4,
</span><span><a class="LN" name="32">   32   </a>           dataIn_re_5,
</span><span><a class="LN" name="33">   33   </a>           dataIn_re_6,
</span><span><a class="LN" name="34">   34   </a>           dataIn_re_7,
</span><span><a class="LN" name="35">   35   </a>           dataIn_im_0,
</span><span><a class="LN" name="36">   36   </a>           dataIn_im_1,
</span><span><a class="LN" name="37">   37   </a>           dataIn_im_2,
</span><span><a class="LN" name="38">   38   </a>           dataIn_im_3,
</span><span><a class="LN" name="39">   39   </a>           dataIn_im_4,
</span><span><a class="LN" name="40">   40   </a>           dataIn_im_5,
</span><span><a class="LN" name="41">   41   </a>           dataIn_im_6,
</span><span><a class="LN" name="42">   42   </a>           dataIn_im_7,
</span><span><a class="LN" name="43">   43   </a>           validIn,
</span><span><a class="LN" name="44">   44   </a>           dataOut_re_0,
</span><span><a class="LN" name="45">   45   </a>           dataOut_re_1,
</span><span><a class="LN" name="46">   46   </a>           dataOut_re_2,
</span><span><a class="LN" name="47">   47   </a>           dataOut_re_3,
</span><span><a class="LN" name="48">   48   </a>           dataOut_re_4,
</span><span><a class="LN" name="49">   49   </a>           dataOut_re_5,
</span><span><a class="LN" name="50">   50   </a>           dataOut_re_6,
</span><span><a class="LN" name="51">   51   </a>           dataOut_re_7,
</span><span><a class="LN" name="52">   52   </a>           dataOut_im_0,
</span><span><a class="LN" name="53">   53   </a>           dataOut_im_1,
</span><span><a class="LN" name="54">   54   </a>           dataOut_im_2,
</span><span><a class="LN" name="55">   55   </a>           dataOut_im_3,
</span><span><a class="LN" name="56">   56   </a>           dataOut_im_4,
</span><span><a class="LN" name="57">   57   </a>           dataOut_im_5,
</span><span><a class="LN" name="58">   58   </a>           dataOut_im_6,
</span><span><a class="LN" name="59">   59   </a>           dataOut_im_7,
</span><span><a class="LN" name="60">   60   </a>           validOut);
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_0;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_1;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_2;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_3;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_4;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_5;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_6;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_re_7;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_0;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_1;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_2;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_3;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_4;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_5;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_6;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] dataIn_im_7;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">input</span>   validIn;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_0;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_1;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_3;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_4;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_5;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_6;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_re_7;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_0;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_1;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_3;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_4;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_5;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_6;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [24:0] dataOut_im_7;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">output</span>  validOut;
</span><span><a class="LN" name="99">   99   </a>
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">wire</span> rotate_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">wire</span> softReset;
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_1_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_1 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_1 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_1_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">reg</span>  [2:0] intdelay_reg_2;  <span class="CT">// ufix1 [3]</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">wire</span> din_1_vld_dly;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">wire</span> dinXTwdl_1_1_vld;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">wire</span> [4:0] rd_1_Addr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">wire</span> rd_1_Enb;
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">wire</span> proc_1_enb;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_1_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_1_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">wire</span> dout_1_1_vld;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">wire</span> dinXTwdl_2_1_vld;
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">wire</span> [3:0] rd_2_Addr;  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">wire</span> rd_2_Enb;
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">wire</span> proc_2_enb;
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">wire</span> multiply_2_J;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_1_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_1_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">wire</span> dout_2_1_vld;
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_3 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_2 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_1_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_4 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_3 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_1_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">reg</span>  [2:0] intdelay_reg_5;  <span class="CT">// ufix1 [3]</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">wire</span> din_3_vld_dly;
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_1_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_1_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">wire</span> dinXTwdl_3_1_vld;
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">wire</span> [2:0] rd_3_Addr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">wire</span> rd_3_Enb;
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">wire</span> proc_3_enb;
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_1_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_1_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">wire</span> dout_3_1_vld;
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">wire</span> dinXTwdl_4_1_vld;
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">wire</span> [1:0] rd_4_Addr;  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">wire</span> rd_4_Enb;
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">wire</span> proc_4_enb;
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">wire</span> multiply_4_J;
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_1_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_1_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">wire</span> dout_4_1_vld;
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_6 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_4 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_1_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_7 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_5 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_1_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">reg</span>  [2:0] intdelay_reg_8;  <span class="CT">// ufix1 [3]</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">wire</span> din_5_vld_dly;
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_1_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_1_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">wire</span> dinXTwdl_5_1_vld;
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">wire</span> rd_5_Addr;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">wire</span> rd_5_Enb;
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">wire</span> proc_5_enb;
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_1_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_1_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">wire</span> dout_5_1_vld;
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">wire</span> dinXTwdl_6_1_vld;
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">wire</span> rd_6_Addr;
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">wire</span> rd_6_Enb;
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">wire</span> proc_6_enb;
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">wire</span> multiply_6_J;
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_1_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_1_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">wire</span> dout_6_1_vld;
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_9 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_6 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_2_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_10 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_7 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_2_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_2_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_2_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_2_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_2_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_11 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_8 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_2_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_12 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_9 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_2_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_2_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_2_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_2_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_2_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_2_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_2_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_13 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_10 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_2_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_14 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_11 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_2_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_2_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_2_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_2_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_2_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_2_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_2_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_2_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_2_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_1_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_1_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_2_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_2_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">wire</span> twdlXdin_1_vld;
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_15 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_12 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_5_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_16 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_13 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_5_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_5_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_5_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_5_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_5_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_17 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_14 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_5_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_18 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_15 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_5_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_5_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_5_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_5_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_5_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_5_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_5_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_19 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_16 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_5_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_20 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_17 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_5_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_5_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_5_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_5_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_5_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_5_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_5_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_21 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_18 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_6_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_22 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_19 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_6_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_6_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="258">  258   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_6_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="259">  259   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_6_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="260">  260   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_6_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_23 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_20 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_6_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="264">  264   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_24 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_21 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="266">  266   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_6_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="267">  267   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_6_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="268">  268   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_6_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="269">  269   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_6_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_6_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_6_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_6_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_25 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_22 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_6_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_26 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_23 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_6_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_6_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="280">  280   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_6_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_6_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_6_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_6_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="284">  284   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_6_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_5_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="286">  286   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_5_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="287">  287   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_6_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="288">  288   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_6_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="289">  289   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_5_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="290">  290   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_5_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_6_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="292">  292   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_6_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_1_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="294">  294   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_1_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_2_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="296">  296   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_2_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">wire</span> dout_1_vld;
</span><span><a class="LN" name="298">  298   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_27 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="299">  299   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_24 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_3_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="301">  301   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_28 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="302">  302   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_25 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_3_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_3_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_3_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_3_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_3_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_29 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_26 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_3_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_30 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_27 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_3_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_3_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_3_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="316">  316   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_3_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="317">  317   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_3_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_3_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_3_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="320">  320   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_31 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="321">  321   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_28 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="322">  322   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_3_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_32 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_29 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_3_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_3_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_3_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="328">  328   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_3_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="329">  329   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_3_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="330">  330   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_3_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="331">  331   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_3_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="332">  332   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_33 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_30 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="334">  334   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_4_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="335">  335   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_34 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="336">  336   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_31 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="337">  337   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_4_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="338">  338   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_4_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="339">  339   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_4_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="340">  340   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_4_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="341">  341   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_4_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="342">  342   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_35 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_32 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_4_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="345">  345   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_36 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="346">  346   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_33 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_4_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_4_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="349">  349   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_4_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="350">  350   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_4_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="351">  351   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_4_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_4_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="353">  353   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_4_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="354">  354   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_37 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="355">  355   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_34 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="356">  356   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_4_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="357">  357   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_38 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="358">  358   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_35 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="359">  359   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_4_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="360">  360   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_4_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="361">  361   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_4_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="362">  362   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_4_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="363">  363   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_4_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="364">  364   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_4_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="365">  365   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_4_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="366">  366   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_3_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="367">  367   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_3_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="368">  368   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_4_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="369">  369   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_4_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="370">  370   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_3_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="371">  371   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_3_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_4_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="373">  373   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_4_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="374">  374   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_39 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="375">  375   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_36 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="376">  376   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_7_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="377">  377   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_40 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="378">  378   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_37 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="379">  379   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_7_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="380">  380   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_7_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_7_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="382">  382   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_7_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="383">  383   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_7_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="384">  384   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_41 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="385">  385   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_38 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="386">  386   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_7_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="387">  387   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_42 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="388">  388   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_39 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="389">  389   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_7_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="390">  390   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_7_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="391">  391   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_7_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="392">  392   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_7_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="393">  393   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_7_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="394">  394   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_7_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_7_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="396">  396   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_43 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="397">  397   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_40 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="398">  398   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_7_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="399">  399   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_44 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="400">  400   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_41 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="401">  401   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_7_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="402">  402   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_7_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="403">  403   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_7_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="404">  404   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_7_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="405">  405   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_7_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="406">  406   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_7_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="407">  407   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_7_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="408">  408   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_45 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="409">  409   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_42 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="410">  410   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_8_re_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_46 [0:2];  <span class="CT">// sfix16 [3]</span>
</span><span><a class="LN" name="412">  412   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] intdelay_reg_next_43 [0:2];  <span class="CT">// sfix16_En13 [3]</span>
</span><span><a class="LN" name="413">  413   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] din_1_8_im_dly;  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="414">  414   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_8_re;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="415">  415   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [16:0] dout_1_8_im;  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="416">  416   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_8_re;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="417">  417   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] dout_2_8_im;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_47 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="419">  419   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_44 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_8_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="421">  421   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_48 [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" name="422">  422   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] intdelay_reg_next_45 [0:2];  <span class="CT">// sfix18_En13 [3]</span>
</span><span><a class="LN" name="423">  423   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] din_3_8_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="424">  424   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_8_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="425">  425   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_3_8_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="426">  426   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_8_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="427">  427   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dout_3_8_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_8_re;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="429">  429   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] dout_4_8_im;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="430">  430   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_49 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="431">  431   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_46 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_8_re_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="433">  433   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_50 [0:2];  <span class="CT">// sfix20 [3]</span>
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] intdelay_reg_next_47 [0:2];  <span class="CT">// sfix20_En13 [3]</span>
</span><span><a class="LN" name="435">  435   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] din_5_8_im_dly;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="436">  436   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_8_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_5_8_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="438">  438   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_8_re;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="439">  439   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [20:0] dout_5_8_im;  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="440">  440   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_8_re;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="441">  441   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [21:0] dout_6_8_im;  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="442">  442   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_7_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="443">  443   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_7_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="444">  444   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_8_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="445">  445   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_7_8_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="446">  446   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_7_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="447">  447   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_7_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="448">  448   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_8_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="449">  449   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] twdlXdin_8_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="450">  450   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_5_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="451">  451   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_5_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="452">  452   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_6_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="453">  453   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_6_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="454">  454   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_1_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="455">  455   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_1_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="456">  456   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_2_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="457">  457   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_2_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="458">  458   </a>  <span class="KW">wire</span> dout_8_vld;
</span><span><a class="LN" name="459">  459   </a>  <span class="KW">wire</span> rotate_3;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="460">  460   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_3_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="461">  461   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_3_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="462">  462   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_4_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="463">  463   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_4_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="464">  464   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_7_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="465">  465   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_7_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="466">  466   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_8_re;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] dout_8_im;  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="468">  468   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_3_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_3_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="470">  470   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_4_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="471">  471   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_4_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="472">  472   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_2_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="473">  473   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_2_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="474">  474   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_1_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="475">  475   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_1_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="476">  476   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_2_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="477">  477   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_2_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="478">  478   </a>  <span class="KW">wire</span> dout_2_vld;
</span><span><a class="LN" name="479">  479   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_4_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="480">  480   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_4_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="481">  481   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_3_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="482">  482   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_3_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="483">  483   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_4_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="484">  484   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_4_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="485">  485   </a>  <span class="KW">wire</span> rotate_5;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="486">  486   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_5_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="487">  487   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_5_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="488">  488   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_6_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="489">  489   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_6_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="490">  490   </a>  <span class="KW">wire</span> rotate_7;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="491">  491   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_7_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="492">  492   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_7_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="493">  493   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_8_re_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="494">  494   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [23:0] dout_8_im_1;  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="495">  495   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_6_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="496">  496   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_6_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="497">  497   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_5_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="498">  498   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_5_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="499">  499   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_6_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="500">  500   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_6_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="501">  501   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_8_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="502">  502   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] twdl_9_8_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="503">  503   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_7_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="504">  504   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_7_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_8_re_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="506">  506   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] dout_8_im_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="507">  507   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="508">  508   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="509">  509   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="510">  510   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_01;  <span class="CT">// int32</span>
</span><span><a class="LN" name="511">  511   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_02;  <span class="CT">// int32</span>
</span><span><a class="LN" name="512">  512   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="513">  513   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="514">  514   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_03;  <span class="CT">// int32</span>
</span><span><a class="LN" name="515">  515   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_2;  <span class="CT">// int32</span>
</span><span><a class="LN" name="516">  516   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_2;  <span class="CT">// int32</span>
</span><span><a class="LN" name="517">  517   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_04;  <span class="CT">// int32</span>
</span><span><a class="LN" name="518">  518   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_3;  <span class="CT">// int32</span>
</span><span><a class="LN" name="519">  519   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_3;  <span class="CT">// int32</span>
</span><span><a class="LN" name="520">  520   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_05;  <span class="CT">// int32</span>
</span><span><a class="LN" name="521">  521   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_4;  <span class="CT">// int32</span>
</span><span><a class="LN" name="522">  522   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_4;  <span class="CT">// int32</span>
</span><span><a class="LN" name="523">  523   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_06;  <span class="CT">// int32</span>
</span><span><a class="LN" name="524">  524   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_5;  <span class="CT">// int32</span>
</span><span><a class="LN" name="525">  525   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_5;  <span class="CT">// int32</span>
</span><span><a class="LN" name="526">  526   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_07;  <span class="CT">// int32</span>
</span><span><a class="LN" name="527">  527   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_6;  <span class="CT">// int32</span>
</span><span><a class="LN" name="528">  528   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_6;  <span class="CT">// int32</span>
</span><span><a class="LN" name="529">  529   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_08;  <span class="CT">// int32</span>
</span><span><a class="LN" name="530">  530   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_7;  <span class="CT">// int32</span>
</span><span><a class="LN" name="531">  531   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_7;  <span class="CT">// int32</span>
</span><span><a class="LN" name="532">  532   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_09;  <span class="CT">// int32</span>
</span><span><a class="LN" name="533">  533   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_8;  <span class="CT">// int32</span>
</span><span><a class="LN" name="534">  534   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_8;  <span class="CT">// int32</span>
</span><span><a class="LN" name="535">  535   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_010;  <span class="CT">// int32</span>
</span><span><a class="LN" name="536">  536   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_9;  <span class="CT">// int32</span>
</span><span><a class="LN" name="537">  537   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_9;  <span class="CT">// int32</span>
</span><span><a class="LN" name="538">  538   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_011;  <span class="CT">// int32</span>
</span><span><a class="LN" name="539">  539   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_10;  <span class="CT">// int32</span>
</span><span><a class="LN" name="540">  540   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_10;  <span class="CT">// int32</span>
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_012;  <span class="CT">// int32</span>
</span><span><a class="LN" name="542">  542   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_11;  <span class="CT">// int32</span>
</span><span><a class="LN" name="543">  543   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_11;  <span class="CT">// int32</span>
</span><span><a class="LN" name="544">  544   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_013;  <span class="CT">// int32</span>
</span><span><a class="LN" name="545">  545   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_12;  <span class="CT">// int32</span>
</span><span><a class="LN" name="546">  546   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_12;  <span class="CT">// int32</span>
</span><span><a class="LN" name="547">  547   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_014;  <span class="CT">// int32</span>
</span><span><a class="LN" name="548">  548   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_13;  <span class="CT">// int32</span>
</span><span><a class="LN" name="549">  549   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_13;  <span class="CT">// int32</span>
</span><span><a class="LN" name="550">  550   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_015;  <span class="CT">// int32</span>
</span><span><a class="LN" name="551">  551   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_14;  <span class="CT">// int32</span>
</span><span><a class="LN" name="552">  552   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_14;  <span class="CT">// int32</span>
</span><span><a class="LN" name="553">  553   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_016;  <span class="CT">// int32</span>
</span><span><a class="LN" name="554">  554   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_15;  <span class="CT">// int32</span>
</span><span><a class="LN" name="555">  555   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_15;  <span class="CT">// int32</span>
</span><span><a class="LN" name="556">  556   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_017;  <span class="CT">// int32</span>
</span><span><a class="LN" name="557">  557   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_16;  <span class="CT">// int32</span>
</span><span><a class="LN" name="558">  558   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_16;  <span class="CT">// int32</span>
</span><span><a class="LN" name="559">  559   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_018;  <span class="CT">// int32</span>
</span><span><a class="LN" name="560">  560   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_17;  <span class="CT">// int32</span>
</span><span><a class="LN" name="561">  561   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_17;  <span class="CT">// int32</span>
</span><span><a class="LN" name="562">  562   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_019;  <span class="CT">// int32</span>
</span><span><a class="LN" name="563">  563   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_18;  <span class="CT">// int32</span>
</span><span><a class="LN" name="564">  564   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_18;  <span class="CT">// int32</span>
</span><span><a class="LN" name="565">  565   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_020;  <span class="CT">// int32</span>
</span><span><a class="LN" name="566">  566   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_19;  <span class="CT">// int32</span>
</span><span><a class="LN" name="567">  567   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_19;  <span class="CT">// int32</span>
</span><span><a class="LN" name="568">  568   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_021;  <span class="CT">// int32</span>
</span><span><a class="LN" name="569">  569   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_20;  <span class="CT">// int32</span>
</span><span><a class="LN" name="570">  570   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_20;  <span class="CT">// int32</span>
</span><span><a class="LN" name="571">  571   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_022;  <span class="CT">// int32</span>
</span><span><a class="LN" name="572">  572   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_21;  <span class="CT">// int32</span>
</span><span><a class="LN" name="573">  573   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_21;  <span class="CT">// int32</span>
</span><span><a class="LN" name="574">  574   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_023;  <span class="CT">// int32</span>
</span><span><a class="LN" name="575">  575   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_22;  <span class="CT">// int32</span>
</span><span><a class="LN" name="576">  576   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_22;  <span class="CT">// int32</span>
</span><span><a class="LN" name="577">  577   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_024;  <span class="CT">// int32</span>
</span><span><a class="LN" name="578">  578   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_23;  <span class="CT">// int32</span>
</span><span><a class="LN" name="579">  579   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_23;  <span class="CT">// int32</span>
</span><span><a class="LN" name="580">  580   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_025;  <span class="CT">// int32</span>
</span><span><a class="LN" name="581">  581   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_24;  <span class="CT">// int32</span>
</span><span><a class="LN" name="582">  582   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_24;  <span class="CT">// int32</span>
</span><span><a class="LN" name="583">  583   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_026;  <span class="CT">// int32</span>
</span><span><a class="LN" name="584">  584   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_25;  <span class="CT">// int32</span>
</span><span><a class="LN" name="585">  585   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_25;  <span class="CT">// int32</span>
</span><span><a class="LN" name="586">  586   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_027;  <span class="CT">// int32</span>
</span><span><a class="LN" name="587">  587   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_26;  <span class="CT">// int32</span>
</span><span><a class="LN" name="588">  588   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_26;  <span class="CT">// int32</span>
</span><span><a class="LN" name="589">  589   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_028;  <span class="CT">// int32</span>
</span><span><a class="LN" name="590">  590   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_27;  <span class="CT">// int32</span>
</span><span><a class="LN" name="591">  591   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_27;  <span class="CT">// int32</span>
</span><span><a class="LN" name="592">  592   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_029;  <span class="CT">// int32</span>
</span><span><a class="LN" name="593">  593   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_28;  <span class="CT">// int32</span>
</span><span><a class="LN" name="594">  594   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_28;  <span class="CT">// int32</span>
</span><span><a class="LN" name="595">  595   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_030;  <span class="CT">// int32</span>
</span><span><a class="LN" name="596">  596   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_29;  <span class="CT">// int32</span>
</span><span><a class="LN" name="597">  597   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_29;  <span class="CT">// int32</span>
</span><span><a class="LN" name="598">  598   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_031;  <span class="CT">// int32</span>
</span><span><a class="LN" name="599">  599   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_30;  <span class="CT">// int32</span>
</span><span><a class="LN" name="600">  600   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_30;  <span class="CT">// int32</span>
</span><span><a class="LN" name="601">  601   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_032;  <span class="CT">// int32</span>
</span><span><a class="LN" name="602">  602   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_31;  <span class="CT">// int32</span>
</span><span><a class="LN" name="603">  603   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_31;  <span class="CT">// int32</span>
</span><span><a class="LN" name="604">  604   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_033;  <span class="CT">// int32</span>
</span><span><a class="LN" name="605">  605   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_32;  <span class="CT">// int32</span>
</span><span><a class="LN" name="606">  606   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_32;  <span class="CT">// int32</span>
</span><span><a class="LN" name="607">  607   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_034;  <span class="CT">// int32</span>
</span><span><a class="LN" name="608">  608   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_33;  <span class="CT">// int32</span>
</span><span><a class="LN" name="609">  609   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_33;  <span class="CT">// int32</span>
</span><span><a class="LN" name="610">  610   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_035;  <span class="CT">// int32</span>
</span><span><a class="LN" name="611">  611   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_34;  <span class="CT">// int32</span>
</span><span><a class="LN" name="612">  612   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_34;  <span class="CT">// int32</span>
</span><span><a class="LN" name="613">  613   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_036;  <span class="CT">// int32</span>
</span><span><a class="LN" name="614">  614   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_35;  <span class="CT">// int32</span>
</span><span><a class="LN" name="615">  615   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_35;  <span class="CT">// int32</span>
</span><span><a class="LN" name="616">  616   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_037;  <span class="CT">// int32</span>
</span><span><a class="LN" name="617">  617   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_36;  <span class="CT">// int32</span>
</span><span><a class="LN" name="618">  618   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_36;  <span class="CT">// int32</span>
</span><span><a class="LN" name="619">  619   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_038;  <span class="CT">// int32</span>
</span><span><a class="LN" name="620">  620   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_37;  <span class="CT">// int32</span>
</span><span><a class="LN" name="621">  621   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_37;  <span class="CT">// int32</span>
</span><span><a class="LN" name="622">  622   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_039;  <span class="CT">// int32</span>
</span><span><a class="LN" name="623">  623   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_38;  <span class="CT">// int32</span>
</span><span><a class="LN" name="624">  624   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_38;  <span class="CT">// int32</span>
</span><span><a class="LN" name="625">  625   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_040;  <span class="CT">// int32</span>
</span><span><a class="LN" name="626">  626   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_39;  <span class="CT">// int32</span>
</span><span><a class="LN" name="627">  627   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_39;  <span class="CT">// int32</span>
</span><span><a class="LN" name="628">  628   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_041;  <span class="CT">// int32</span>
</span><span><a class="LN" name="629">  629   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_40;  <span class="CT">// int32</span>
</span><span><a class="LN" name="630">  630   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_40;  <span class="CT">// int32</span>
</span><span><a class="LN" name="631">  631   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_042;  <span class="CT">// int32</span>
</span><span><a class="LN" name="632">  632   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_41;  <span class="CT">// int32</span>
</span><span><a class="LN" name="633">  633   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_41;  <span class="CT">// int32</span>
</span><span><a class="LN" name="634">  634   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_043;  <span class="CT">// int32</span>
</span><span><a class="LN" name="635">  635   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_42;  <span class="CT">// int32</span>
</span><span><a class="LN" name="636">  636   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_42;  <span class="CT">// int32</span>
</span><span><a class="LN" name="637">  637   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_044;  <span class="CT">// int32</span>
</span><span><a class="LN" name="638">  638   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_43;  <span class="CT">// int32</span>
</span><span><a class="LN" name="639">  639   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_43;  <span class="CT">// int32</span>
</span><span><a class="LN" name="640">  640   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_045;  <span class="CT">// int32</span>
</span><span><a class="LN" name="641">  641   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_44;  <span class="CT">// int32</span>
</span><span><a class="LN" name="642">  642   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_44;  <span class="CT">// int32</span>
</span><span><a class="LN" name="643">  643   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_046;  <span class="CT">// int32</span>
</span><span><a class="LN" name="644">  644   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_45;  <span class="CT">// int32</span>
</span><span><a class="LN" name="645">  645   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_45;  <span class="CT">// int32</span>
</span><span><a class="LN" name="646">  646   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_047;  <span class="CT">// int32</span>
</span><span><a class="LN" name="647">  647   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_0_1_46;  <span class="CT">// int32</span>
</span><span><a class="LN" name="648">  648   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] intdelay_t_1_46;  <span class="CT">// int32</span>
</span><span><a class="LN" name="649">  649   </a>
</span><span><a class="LN" name="650">  650   </a>
</span><span><a class="LN" name="651">  651   </a>  <span class="KW">assign</span> rotate_1 = 1'b0;
</span><span><a class="LN" name="652">  652   </a>
</span><span><a class="LN" name="653">  653   </a>
</span><span><a class="LN" name="654">  654   </a>
</span><span><a class="LN" name="655">  655   </a>  <span class="KW">assign</span> softReset = 1'b0;
</span><span><a class="LN" name="656">  656   </a>
</span><span><a class="LN" name="657">  657   </a>
</span><span><a class="LN" name="658">  658   </a>
</span><span><a class="LN" name="659">  659   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="660">  660   </a>    <span class="KW">begin</span> : intdelay_process
</span><span><a class="LN" name="661">  661   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="662">  662   </a>        <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd2; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="663">  663   </a>          intdelay_reg[intdelay_t_1] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="664">  664   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="665">  665   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="666">  666   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="667">  667   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="668">  668   </a>          <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd2; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="669">  669   </a>            intdelay_reg[intdelay_t_1] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="670">  670   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="671">  671   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="672">  672   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="673">  673   </a>          <span class="KW">for</span>(intdelay_t_0_1 = 32'sd0; intdelay_t_0_1 &lt;= 32'sd2; intdelay_t_0_1 = intdelay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="674">  674   </a>            intdelay_reg[intdelay_t_0_1] &lt;= intdelay_reg_next[intdelay_t_0_1];
</span><span><a class="LN" name="675">  675   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="676">  676   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="677">  677   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="678">  678   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="679">  679   </a>
</span><span><a class="LN" name="680">  680   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="681">  681   </a>    din_1_1_re_dly = intdelay_reg[2];
</span><span><a class="LN" name="682">  682   </a>    intdelay_reg_next[0] = dataIn_re_0;
</span><span><a class="LN" name="683">  683   </a>
</span><span><a class="LN" name="684">  684   </a>    <span class="KW">for</span>(intdelay_t_0_0 = 32'sd0; intdelay_t_0_0 &lt;= 32'sd1; intdelay_t_0_0 = intdelay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="685">  685   </a>      intdelay_reg_next[intdelay_t_0_0 + 32'sd1] = intdelay_reg[intdelay_t_0_0];
</span><span><a class="LN" name="686">  686   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="687">  687   </a>
</span><span><a class="LN" name="688">  688   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="689">  689   </a>
</span><span><a class="LN" name="690">  690   </a>
</span><span><a class="LN" name="691">  691   </a>
</span><span><a class="LN" name="692">  692   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="693">  693   </a>    <span class="KW">begin</span> : intdelay_1_process
</span><span><a class="LN" name="694">  694   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="695">  695   </a>        <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd2; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="696">  696   </a>          intdelay_reg_1[intdelay_t_1] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="697">  697   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="698">  698   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="699">  699   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="700">  700   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="701">  701   </a>          <span class="KW">for</span>(intdelay_t_1 = 32'sd0; intdelay_t_1 &lt;= 32'sd2; intdelay_t_1 = intdelay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="702">  702   </a>            intdelay_reg_1[intdelay_t_1] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="703">  703   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="704">  704   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="705">  705   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="706">  706   </a>          <span class="KW">for</span>(intdelay_t_0_1 = 32'sd0; intdelay_t_0_1 &lt;= 32'sd2; intdelay_t_0_1 = intdelay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="707">  707   </a>            intdelay_reg_1[intdelay_t_0_1] &lt;= intdelay_reg_next_1[intdelay_t_0_1];
</span><span><a class="LN" name="708">  708   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="709">  709   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="710">  710   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="711">  711   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="712">  712   </a>
</span><span><a class="LN" name="713">  713   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="714">  714   </a>    din_1_1_im_dly = intdelay_reg_1[2];
</span><span><a class="LN" name="715">  715   </a>    intdelay_reg_next_1[0] = dataIn_im_0;
</span><span><a class="LN" name="716">  716   </a>
</span><span><a class="LN" name="717">  717   </a>    <span class="KW">for</span>(intdelay_t_0_01 = 32'sd0; intdelay_t_0_01 &lt;= 32'sd1; intdelay_t_0_01 = intdelay_t_0_01 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="718">  718   </a>      intdelay_reg_next_1[intdelay_t_0_01 + 32'sd1] = intdelay_reg_1[intdelay_t_0_01];
</span><span><a class="LN" name="719">  719   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="720">  720   </a>
</span><span><a class="LN" name="721">  721   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="722">  722   </a>
</span><span><a class="LN" name="723">  723   </a>
</span><span><a class="LN" name="724">  724   </a>
</span><span><a class="LN" name="725">  725   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="726">  726   </a>    <span class="KW">begin</span> : intdelay_2_process
</span><span><a class="LN" name="727">  727   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="728">  728   </a>        intdelay_reg_2 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="729">  729   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="730">  730   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="731">  731   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="732">  732   </a>          intdelay_reg_2 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="733">  733   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="734">  734   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="735">  735   </a>          intdelay_reg_2[0] &lt;= validIn;
</span><span><a class="LN" name="736">  736   </a>          intdelay_reg_2[32'sd2:32'sd1] &lt;= intdelay_reg_2[32'sd1:32'sd0];
</span><span><a class="LN" name="737">  737   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="738">  738   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="739">  739   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="740">  740   </a>
</span><span><a class="LN" name="741">  741   </a>  <span class="KW">assign</span> din_1_vld_dly = intdelay_reg_2[2];
</span><span><a class="LN" name="742">  742   </a>
</span><span><a class="LN" name="743">  743   </a>
</span><span><a class="LN" name="744">  744   </a>
</span><span><a class="LN" name="745">  745   </a>  RADIX22FFT_CTRL1_1 u_CTRL1_1_8 (.clk(clk),
</span><span><a class="LN" name="746">  746   </a>                                  .reset(reset),
</span><span><a class="LN" name="747">  747   </a>                                  .dinXTwdl_1_1_vld(dinXTwdl_1_1_vld),
</span><span><a class="LN" name="748">  748   </a>                                  .dinXTwdl_1_1_vld_1(dinXTwdl_1_1_vld),
</span><span><a class="LN" name="749">  749   </a>                                  .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="750">  750   </a>                                  .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="751">  751   </a>                                  .proc_1_enb(proc_1_enb)
</span><span><a class="LN" name="752">  752   </a>                                  );
</span><span><a class="LN" name="753">  753   </a>
</span><span><a class="LN" name="754">  754   </a>  RADIX22FFT_SDF1_1 u_SDF1_1_1 (.clk(clk),
</span><span><a class="LN" name="755">  755   </a>                                .reset(reset),
</span><span><a class="LN" name="756">  756   </a>                                .din_1_1_re_dly(din_1_1_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="757">  757   </a>                                .din_1_1_im_dly(din_1_1_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="758">  758   </a>                                .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="759">  759   </a>                                .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="760">  760   </a>                                .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="761">  761   </a>                                .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="762">  762   </a>                                .dout_1_1_re(dout_1_1_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="763">  763   </a>                                .dout_1_1_im(dout_1_1_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="764">  764   </a>                                .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="765">  765   </a>                                .dinXTwdl_1_1_vld(dinXTwdl_1_1_vld)
</span><span><a class="LN" name="766">  766   </a>                                );
</span><span><a class="LN" name="767">  767   </a>
</span><span><a class="LN" name="768">  768   </a>  RADIX22FFT_CTRL1_2 u_CTRL2_2_8 (.clk(clk),
</span><span><a class="LN" name="769">  769   </a>                                  .reset(reset),
</span><span><a class="LN" name="770">  770   </a>                                  .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="771">  771   </a>                                  .dinXTwdl_2_1_vld(dinXTwdl_2_1_vld),
</span><span><a class="LN" name="772">  772   </a>                                  .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="773">  773   </a>                                  .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="774">  774   </a>                                  .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="775">  775   </a>                                  .multiply_2_J(multiply_2_J)
</span><span><a class="LN" name="776">  776   </a>                                  );
</span><span><a class="LN" name="777">  777   </a>
</span><span><a class="LN" name="778">  778   </a>  RADIX22FFT_SDF2_2 u_SDF2_2_1 (.clk(clk),
</span><span><a class="LN" name="779">  779   </a>                                .reset(reset),
</span><span><a class="LN" name="780">  780   </a>                                .dout_1_1_re(dout_1_1_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="781">  781   </a>                                .dout_1_1_im(dout_1_1_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="782">  782   </a>                                .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="783">  783   </a>                                .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="784">  784   </a>                                .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="785">  785   </a>                                .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="786">  786   </a>                                .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="787">  787   </a>                                .dout_2_1_re(dout_2_1_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="788">  788   </a>                                .dout_2_1_im(dout_2_1_im),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="789">  789   </a>                                .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="790">  790   </a>                                .dinXTwdl_2_1_vld(dinXTwdl_2_1_vld)
</span><span><a class="LN" name="791">  791   </a>                                );
</span><span><a class="LN" name="792">  792   </a>
</span><span><a class="LN" name="793">  793   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="794">  794   </a>    <span class="KW">begin</span> : intdelay_3_process
</span><span><a class="LN" name="795">  795   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="796">  796   </a>        <span class="KW">for</span>(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 &lt;= 32'sd2; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="797">  797   </a>          intdelay_reg_3[intdelay_t_1_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="798">  798   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="799">  799   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="800">  800   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="801">  801   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="802">  802   </a>          <span class="KW">for</span>(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 &lt;= 32'sd2; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="803">  803   </a>            intdelay_reg_3[intdelay_t_1_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="804">  804   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="805">  805   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="806">  806   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="807">  807   </a>          <span class="KW">for</span>(intdelay_t_0_1_1 = 32'sd0; intdelay_t_0_1_1 &lt;= 32'sd2; intdelay_t_0_1_1 = intdelay_t_0_1_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="808">  808   </a>            intdelay_reg_3[intdelay_t_0_1_1] &lt;= intdelay_reg_next_2[intdelay_t_0_1_1];
</span><span><a class="LN" name="809">  809   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="810">  810   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="811">  811   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="812">  812   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="813">  813   </a>
</span><span><a class="LN" name="814">  814   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="815">  815   </a>    din_3_1_re_dly = intdelay_reg_3[2];
</span><span><a class="LN" name="816">  816   </a>    intdelay_reg_next_2[0] = dout_2_1_re;
</span><span><a class="LN" name="817">  817   </a>
</span><span><a class="LN" name="818">  818   </a>    <span class="KW">for</span>(intdelay_t_0_02 = 32'sd0; intdelay_t_0_02 &lt;= 32'sd1; intdelay_t_0_02 = intdelay_t_0_02 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="819">  819   </a>      intdelay_reg_next_2[intdelay_t_0_02 + 32'sd1] = intdelay_reg_3[intdelay_t_0_02];
</span><span><a class="LN" name="820">  820   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="821">  821   </a>
</span><span><a class="LN" name="822">  822   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="823">  823   </a>
</span><span><a class="LN" name="824">  824   </a>
</span><span><a class="LN" name="825">  825   </a>
</span><span><a class="LN" name="826">  826   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="827">  827   </a>    <span class="KW">begin</span> : intdelay_4_process
</span><span><a class="LN" name="828">  828   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="829">  829   </a>        <span class="KW">for</span>(intdelay_t_1_2 = 32'sd0; intdelay_t_1_2 &lt;= 32'sd2; intdelay_t_1_2 = intdelay_t_1_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="830">  830   </a>          intdelay_reg_4[intdelay_t_1_2] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="831">  831   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="832">  832   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="833">  833   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="834">  834   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="835">  835   </a>          <span class="KW">for</span>(intdelay_t_1_2 = 32'sd0; intdelay_t_1_2 &lt;= 32'sd2; intdelay_t_1_2 = intdelay_t_1_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="836">  836   </a>            intdelay_reg_4[intdelay_t_1_2] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="837">  837   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="838">  838   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="839">  839   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="840">  840   </a>          <span class="KW">for</span>(intdelay_t_0_1_2 = 32'sd0; intdelay_t_0_1_2 &lt;= 32'sd2; intdelay_t_0_1_2 = intdelay_t_0_1_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="841">  841   </a>            intdelay_reg_4[intdelay_t_0_1_2] &lt;= intdelay_reg_next_3[intdelay_t_0_1_2];
</span><span><a class="LN" name="842">  842   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="843">  843   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="844">  844   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="845">  845   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="846">  846   </a>
</span><span><a class="LN" name="847">  847   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="848">  848   </a>    din_3_1_im_dly = intdelay_reg_4[2];
</span><span><a class="LN" name="849">  849   </a>    intdelay_reg_next_3[0] = dout_2_1_im;
</span><span><a class="LN" name="850">  850   </a>
</span><span><a class="LN" name="851">  851   </a>    <span class="KW">for</span>(intdelay_t_0_03 = 32'sd0; intdelay_t_0_03 &lt;= 32'sd1; intdelay_t_0_03 = intdelay_t_0_03 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="852">  852   </a>      intdelay_reg_next_3[intdelay_t_0_03 + 32'sd1] = intdelay_reg_4[intdelay_t_0_03];
</span><span><a class="LN" name="853">  853   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="854">  854   </a>
</span><span><a class="LN" name="855">  855   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="856">  856   </a>
</span><span><a class="LN" name="857">  857   </a>
</span><span><a class="LN" name="858">  858   </a>
</span><span><a class="LN" name="859">  859   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="860">  860   </a>    <span class="KW">begin</span> : intdelay_5_process
</span><span><a class="LN" name="861">  861   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="862">  862   </a>        intdelay_reg_5 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="863">  863   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="864">  864   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="865">  865   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="866">  866   </a>          intdelay_reg_5 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="867">  867   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="868">  868   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="869">  869   </a>          intdelay_reg_5[0] &lt;= dout_2_1_vld;
</span><span><a class="LN" name="870">  870   </a>          intdelay_reg_5[32'sd2:32'sd1] &lt;= intdelay_reg_5[32'sd1:32'sd0];
</span><span><a class="LN" name="871">  871   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="872">  872   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="873">  873   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="874">  874   </a>
</span><span><a class="LN" name="875">  875   </a>  <span class="KW">assign</span> din_3_vld_dly = intdelay_reg_5[2];
</span><span><a class="LN" name="876">  876   </a>
</span><span><a class="LN" name="877">  877   </a>
</span><span><a class="LN" name="878">  878   </a>
</span><span><a class="LN" name="879">  879   </a>  TWDLROM_3_1 u_twdlROM_3_1 (.clk(clk),
</span><span><a class="LN" name="880">  880   </a>                             .reset(reset),
</span><span><a class="LN" name="881">  881   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="882">  882   </a>                             .twdl_3_1_re(twdl_3_1_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="883">  883   </a>                             .twdl_3_1_im(twdl_3_1_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="884">  884   </a>                             );
</span><span><a class="LN" name="885">  885   </a>
</span><span><a class="LN" name="886">  886   </a>  RADIX22FFT_CTRL1_3 u_CTRL1_3_8 (.clk(clk),
</span><span><a class="LN" name="887">  887   </a>                                  .reset(reset),
</span><span><a class="LN" name="888">  888   </a>                                  .dinXTwdl_3_1_vld(dinXTwdl_3_1_vld),
</span><span><a class="LN" name="889">  889   </a>                                  .dinXTwdl_3_1_vld_1(dinXTwdl_3_1_vld),
</span><span><a class="LN" name="890">  890   </a>                                  .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="891">  891   </a>                                  .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="892">  892   </a>                                  .proc_3_enb(proc_3_enb)
</span><span><a class="LN" name="893">  893   </a>                                  );
</span><span><a class="LN" name="894">  894   </a>
</span><span><a class="LN" name="895">  895   </a>  RADIX22FFT_SDF1_3 u_SDF1_3_1 (.clk(clk),
</span><span><a class="LN" name="896">  896   </a>                                .reset(reset),
</span><span><a class="LN" name="897">  897   </a>                                .din_3_1_re_dly(din_3_1_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="898">  898   </a>                                .din_3_1_im_dly(din_3_1_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="899">  899   </a>                                .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="900">  900   </a>                                .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="901">  901   </a>                                .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="902">  902   </a>                                .twdl_3_1_re(twdl_3_1_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="903">  903   </a>                                .twdl_3_1_im(twdl_3_1_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="904">  904   </a>                                .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="905">  905   </a>                                .dout_3_1_re(dout_3_1_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="906">  906   </a>                                .dout_3_1_im(dout_3_1_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="907">  907   </a>                                .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="908">  908   </a>                                .dinXTwdl_3_1_vld(dinXTwdl_3_1_vld)
</span><span><a class="LN" name="909">  909   </a>                                );
</span><span><a class="LN" name="910">  910   </a>
</span><span><a class="LN" name="911">  911   </a>  RADIX22FFT_CTRL1_4 u_CTRL2_4_8 (.clk(clk),
</span><span><a class="LN" name="912">  912   </a>                                  .reset(reset),
</span><span><a class="LN" name="913">  913   </a>                                  .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="914">  914   </a>                                  .dinXTwdl_4_1_vld(dinXTwdl_4_1_vld),
</span><span><a class="LN" name="915">  915   </a>                                  .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="916">  916   </a>                                  .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="917">  917   </a>                                  .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="918">  918   </a>                                  .multiply_4_J(multiply_4_J)
</span><span><a class="LN" name="919">  919   </a>                                  );
</span><span><a class="LN" name="920">  920   </a>
</span><span><a class="LN" name="921">  921   </a>  RADIX22FFT_SDF2_4 u_SDF2_4_1 (.clk(clk),
</span><span><a class="LN" name="922">  922   </a>                                .reset(reset),
</span><span><a class="LN" name="923">  923   </a>                                .dout_3_1_re(dout_3_1_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="924">  924   </a>                                .dout_3_1_im(dout_3_1_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="925">  925   </a>                                .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="926">  926   </a>                                .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="927">  927   </a>                                .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="928">  928   </a>                                .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="929">  929   </a>                                .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="930">  930   </a>                                .dout_4_1_re(dout_4_1_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="931">  931   </a>                                .dout_4_1_im(dout_4_1_im),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="932">  932   </a>                                .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="933">  933   </a>                                .dinXTwdl_4_1_vld(dinXTwdl_4_1_vld)
</span><span><a class="LN" name="934">  934   </a>                                );
</span><span><a class="LN" name="935">  935   </a>
</span><span><a class="LN" name="936">  936   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="937">  937   </a>    <span class="KW">begin</span> : intdelay_6_process
</span><span><a class="LN" name="938">  938   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="939">  939   </a>        <span class="KW">for</span>(intdelay_t_1_3 = 32'sd0; intdelay_t_1_3 &lt;= 32'sd2; intdelay_t_1_3 = intdelay_t_1_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="940">  940   </a>          intdelay_reg_6[intdelay_t_1_3] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="941">  941   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="942">  942   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="943">  943   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="944">  944   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="945">  945   </a>          <span class="KW">for</span>(intdelay_t_1_3 = 32'sd0; intdelay_t_1_3 &lt;= 32'sd2; intdelay_t_1_3 = intdelay_t_1_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="946">  946   </a>            intdelay_reg_6[intdelay_t_1_3] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="947">  947   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="948">  948   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="949">  949   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="950">  950   </a>          <span class="KW">for</span>(intdelay_t_0_1_3 = 32'sd0; intdelay_t_0_1_3 &lt;= 32'sd2; intdelay_t_0_1_3 = intdelay_t_0_1_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="951">  951   </a>            intdelay_reg_6[intdelay_t_0_1_3] &lt;= intdelay_reg_next_4[intdelay_t_0_1_3];
</span><span><a class="LN" name="952">  952   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="953">  953   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="954">  954   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="955">  955   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="956">  956   </a>
</span><span><a class="LN" name="957">  957   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="958">  958   </a>    din_5_1_re_dly = intdelay_reg_6[2];
</span><span><a class="LN" name="959">  959   </a>    intdelay_reg_next_4[0] = dout_4_1_re;
</span><span><a class="LN" name="960">  960   </a>
</span><span><a class="LN" name="961">  961   </a>    <span class="KW">for</span>(intdelay_t_0_04 = 32'sd0; intdelay_t_0_04 &lt;= 32'sd1; intdelay_t_0_04 = intdelay_t_0_04 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="962">  962   </a>      intdelay_reg_next_4[intdelay_t_0_04 + 32'sd1] = intdelay_reg_6[intdelay_t_0_04];
</span><span><a class="LN" name="963">  963   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="964">  964   </a>
</span><span><a class="LN" name="965">  965   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="966">  966   </a>
</span><span><a class="LN" name="967">  967   </a>
</span><span><a class="LN" name="968">  968   </a>
</span><span><a class="LN" name="969">  969   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="970">  970   </a>    <span class="KW">begin</span> : intdelay_7_process
</span><span><a class="LN" name="971">  971   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="972">  972   </a>        <span class="KW">for</span>(intdelay_t_1_4 = 32'sd0; intdelay_t_1_4 &lt;= 32'sd2; intdelay_t_1_4 = intdelay_t_1_4 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="973">  973   </a>          intdelay_reg_7[intdelay_t_1_4] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="974">  974   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="975">  975   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="976">  976   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="977">  977   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="978">  978   </a>          <span class="KW">for</span>(intdelay_t_1_4 = 32'sd0; intdelay_t_1_4 &lt;= 32'sd2; intdelay_t_1_4 = intdelay_t_1_4 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="979">  979   </a>            intdelay_reg_7[intdelay_t_1_4] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="980">  980   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="981">  981   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="982">  982   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="983">  983   </a>          <span class="KW">for</span>(intdelay_t_0_1_4 = 32'sd0; intdelay_t_0_1_4 &lt;= 32'sd2; intdelay_t_0_1_4 = intdelay_t_0_1_4 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="984">  984   </a>            intdelay_reg_7[intdelay_t_0_1_4] &lt;= intdelay_reg_next_5[intdelay_t_0_1_4];
</span><span><a class="LN" name="985">  985   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="986">  986   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="987">  987   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="988">  988   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="989">  989   </a>
</span><span><a class="LN" name="990">  990   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="991">  991   </a>    din_5_1_im_dly = intdelay_reg_7[2];
</span><span><a class="LN" name="992">  992   </a>    intdelay_reg_next_5[0] = dout_4_1_im;
</span><span><a class="LN" name="993">  993   </a>
</span><span><a class="LN" name="994">  994   </a>    <span class="KW">for</span>(intdelay_t_0_05 = 32'sd0; intdelay_t_0_05 &lt;= 32'sd1; intdelay_t_0_05 = intdelay_t_0_05 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="995">  995   </a>      intdelay_reg_next_5[intdelay_t_0_05 + 32'sd1] = intdelay_reg_7[intdelay_t_0_05];
</span><span><a class="LN" name="996">  996   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="997">  997   </a>
</span><span><a class="LN" name="998">  998   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="999">  999   </a>
</span><span><a class="LN" name="1000"> 1000   </a>
</span><span><a class="LN" name="1001"> 1001   </a>
</span><span><a class="LN" name="1002"> 1002   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1003"> 1003   </a>    <span class="KW">begin</span> : intdelay_8_process
</span><span><a class="LN" name="1004"> 1004   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1005"> 1005   </a>        intdelay_reg_8 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="1006"> 1006   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1007"> 1007   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1008"> 1008   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1009"> 1009   </a>          intdelay_reg_8 &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="1010"> 1010   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1011"> 1011   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1012"> 1012   </a>          intdelay_reg_8[0] &lt;= dout_4_1_vld;
</span><span><a class="LN" name="1013"> 1013   </a>          intdelay_reg_8[32'sd2:32'sd1] &lt;= intdelay_reg_8[32'sd1:32'sd0];
</span><span><a class="LN" name="1014"> 1014   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1015"> 1015   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1016"> 1016   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1017"> 1017   </a>
</span><span><a class="LN" name="1018"> 1018   </a>  <span class="KW">assign</span> din_5_vld_dly = intdelay_reg_8[2];
</span><span><a class="LN" name="1019"> 1019   </a>
</span><span><a class="LN" name="1020"> 1020   </a>
</span><span><a class="LN" name="1021"> 1021   </a>
</span><span><a class="LN" name="1022"> 1022   </a>  TWDLROM_5_1 u_twdlROM_5_1 (.clk(clk),
</span><span><a class="LN" name="1023"> 1023   </a>                             .reset(reset),
</span><span><a class="LN" name="1024"> 1024   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="1025"> 1025   </a>                             .twdl_5_1_re(twdl_5_1_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1026"> 1026   </a>                             .twdl_5_1_im(twdl_5_1_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1027"> 1027   </a>                             );
</span><span><a class="LN" name="1028"> 1028   </a>
</span><span><a class="LN" name="1029"> 1029   </a>  RADIX22FFT_CTRL1_5 u_CTRL1_5_8 (.clk(clk),
</span><span><a class="LN" name="1030"> 1030   </a>                                  .reset(reset),
</span><span><a class="LN" name="1031"> 1031   </a>                                  .dinXTwdl_5_1_vld(dinXTwdl_5_1_vld),
</span><span><a class="LN" name="1032"> 1032   </a>                                  .dinXTwdl_5_1_vld_1(dinXTwdl_5_1_vld),
</span><span><a class="LN" name="1033"> 1033   </a>                                  .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1034"> 1034   </a>                                  .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="1035"> 1035   </a>                                  .proc_5_enb(proc_5_enb)
</span><span><a class="LN" name="1036"> 1036   </a>                                  );
</span><span><a class="LN" name="1037"> 1037   </a>
</span><span><a class="LN" name="1038"> 1038   </a>  RADIX22FFT_SDF1_5 u_SDF1_5_1 (.clk(clk),
</span><span><a class="LN" name="1039"> 1039   </a>                                .reset(reset),
</span><span><a class="LN" name="1040"> 1040   </a>                                .din_5_1_re_dly(din_5_1_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1041"> 1041   </a>                                .din_5_1_im_dly(din_5_1_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1042"> 1042   </a>                                .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="1043"> 1043   </a>                                .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1044"> 1044   </a>                                .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="1045"> 1045   </a>                                .twdl_5_1_re(twdl_5_1_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1046"> 1046   </a>                                .twdl_5_1_im(twdl_5_1_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1047"> 1047   </a>                                .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="1048"> 1048   </a>                                .dout_5_1_re(dout_5_1_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1049"> 1049   </a>                                .dout_5_1_im(dout_5_1_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1050"> 1050   </a>                                .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1051"> 1051   </a>                                .dinXTwdl_5_1_vld(dinXTwdl_5_1_vld)
</span><span><a class="LN" name="1052"> 1052   </a>                                );
</span><span><a class="LN" name="1053"> 1053   </a>
</span><span><a class="LN" name="1054"> 1054   </a>  RADIX22FFT_CTRL1_6 u_CTRL2_6_8 (.clk(clk),
</span><span><a class="LN" name="1055"> 1055   </a>                                  .reset(reset),
</span><span><a class="LN" name="1056"> 1056   </a>                                  .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1057"> 1057   </a>                                  .dinXTwdl_6_1_vld(dinXTwdl_6_1_vld),
</span><span><a class="LN" name="1058"> 1058   </a>                                  .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="1059"> 1059   </a>                                  .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="1060"> 1060   </a>                                  .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="1061"> 1061   </a>                                  .multiply_6_J(multiply_6_J)
</span><span><a class="LN" name="1062"> 1062   </a>                                  );
</span><span><a class="LN" name="1063"> 1063   </a>
</span><span><a class="LN" name="1064"> 1064   </a>  RADIX22FFT_SDF2_6 u_SDF2_6_1 (.clk(clk),
</span><span><a class="LN" name="1065"> 1065   </a>                                .reset(reset),
</span><span><a class="LN" name="1066"> 1066   </a>                                .dout_5_1_re(dout_5_1_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1067"> 1067   </a>                                .dout_5_1_im(dout_5_1_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1068"> 1068   </a>                                .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1069"> 1069   </a>                                .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="1070"> 1070   </a>                                .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="1071"> 1071   </a>                                .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="1072"> 1072   </a>                                .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="1073"> 1073   </a>                                .dout_6_1_re(dout_6_1_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1074"> 1074   </a>                                .dout_6_1_im(dout_6_1_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1075"> 1075   </a>                                .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1076"> 1076   </a>                                .dinXTwdl_6_1_vld(dinXTwdl_6_1_vld)
</span><span><a class="LN" name="1077"> 1077   </a>                                );
</span><span><a class="LN" name="1078"> 1078   </a>
</span><span><a class="LN" name="1079"> 1079   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1080"> 1080   </a>    <span class="KW">begin</span> : intdelay_9_process
</span><span><a class="LN" name="1081"> 1081   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1082"> 1082   </a>        <span class="KW">for</span>(intdelay_t_1_5 = 32'sd0; intdelay_t_1_5 &lt;= 32'sd2; intdelay_t_1_5 = intdelay_t_1_5 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1083"> 1083   </a>          intdelay_reg_9[intdelay_t_1_5] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1084"> 1084   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1085"> 1085   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1086"> 1086   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1087"> 1087   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1088"> 1088   </a>          <span class="KW">for</span>(intdelay_t_1_5 = 32'sd0; intdelay_t_1_5 &lt;= 32'sd2; intdelay_t_1_5 = intdelay_t_1_5 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1089"> 1089   </a>            intdelay_reg_9[intdelay_t_1_5] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1090"> 1090   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1091"> 1091   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1092"> 1092   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1093"> 1093   </a>          <span class="KW">for</span>(intdelay_t_0_1_5 = 32'sd0; intdelay_t_0_1_5 &lt;= 32'sd2; intdelay_t_0_1_5 = intdelay_t_0_1_5 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1094"> 1094   </a>            intdelay_reg_9[intdelay_t_0_1_5] &lt;= intdelay_reg_next_6[intdelay_t_0_1_5];
</span><span><a class="LN" name="1095"> 1095   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1096"> 1096   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1097"> 1097   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1098"> 1098   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1099"> 1099   </a>
</span><span><a class="LN" name="1100"> 1100   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1101"> 1101   </a>    din_1_2_re_dly = intdelay_reg_9[2];
</span><span><a class="LN" name="1102"> 1102   </a>    intdelay_reg_next_6[0] = dataIn_re_1;
</span><span><a class="LN" name="1103"> 1103   </a>
</span><span><a class="LN" name="1104"> 1104   </a>    <span class="KW">for</span>(intdelay_t_0_06 = 32'sd0; intdelay_t_0_06 &lt;= 32'sd1; intdelay_t_0_06 = intdelay_t_0_06 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1105"> 1105   </a>      intdelay_reg_next_6[intdelay_t_0_06 + 32'sd1] = intdelay_reg_9[intdelay_t_0_06];
</span><span><a class="LN" name="1106"> 1106   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1107"> 1107   </a>
</span><span><a class="LN" name="1108"> 1108   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1109"> 1109   </a>
</span><span><a class="LN" name="1110"> 1110   </a>
</span><span><a class="LN" name="1111"> 1111   </a>
</span><span><a class="LN" name="1112"> 1112   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1113"> 1113   </a>    <span class="KW">begin</span> : intdelay_10_process
</span><span><a class="LN" name="1114"> 1114   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1115"> 1115   </a>        <span class="KW">for</span>(intdelay_t_1_6 = 32'sd0; intdelay_t_1_6 &lt;= 32'sd2; intdelay_t_1_6 = intdelay_t_1_6 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1116"> 1116   </a>          intdelay_reg_10[intdelay_t_1_6] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1117"> 1117   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1118"> 1118   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1119"> 1119   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1120"> 1120   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1121"> 1121   </a>          <span class="KW">for</span>(intdelay_t_1_6 = 32'sd0; intdelay_t_1_6 &lt;= 32'sd2; intdelay_t_1_6 = intdelay_t_1_6 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1122"> 1122   </a>            intdelay_reg_10[intdelay_t_1_6] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1123"> 1123   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1124"> 1124   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1125"> 1125   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1126"> 1126   </a>          <span class="KW">for</span>(intdelay_t_0_1_6 = 32'sd0; intdelay_t_0_1_6 &lt;= 32'sd2; intdelay_t_0_1_6 = intdelay_t_0_1_6 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1127"> 1127   </a>            intdelay_reg_10[intdelay_t_0_1_6] &lt;= intdelay_reg_next_7[intdelay_t_0_1_6];
</span><span><a class="LN" name="1128"> 1128   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1129"> 1129   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1130"> 1130   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1131"> 1131   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1132"> 1132   </a>
</span><span><a class="LN" name="1133"> 1133   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1134"> 1134   </a>    din_1_2_im_dly = intdelay_reg_10[2];
</span><span><a class="LN" name="1135"> 1135   </a>    intdelay_reg_next_7[0] = dataIn_im_1;
</span><span><a class="LN" name="1136"> 1136   </a>
</span><span><a class="LN" name="1137"> 1137   </a>    <span class="KW">for</span>(intdelay_t_0_07 = 32'sd0; intdelay_t_0_07 &lt;= 32'sd1; intdelay_t_0_07 = intdelay_t_0_07 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1138"> 1138   </a>      intdelay_reg_next_7[intdelay_t_0_07 + 32'sd1] = intdelay_reg_10[intdelay_t_0_07];
</span><span><a class="LN" name="1139"> 1139   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1140"> 1140   </a>
</span><span><a class="LN" name="1141"> 1141   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1142"> 1142   </a>
</span><span><a class="LN" name="1143"> 1143   </a>
</span><span><a class="LN" name="1144"> 1144   </a>
</span><span><a class="LN" name="1145"> 1145   </a>  RADIX22FFT_SDF1_1_block u_SDF1_1_2 (.clk(clk),
</span><span><a class="LN" name="1146"> 1146   </a>                                      .reset(reset),
</span><span><a class="LN" name="1147"> 1147   </a>                                      .din_1_2_re_dly(din_1_2_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1148"> 1148   </a>                                      .din_1_2_im_dly(din_1_2_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1149"> 1149   </a>                                      .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="1150"> 1150   </a>                                      .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="1151"> 1151   </a>                                      .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="1152"> 1152   </a>                                      .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="1153"> 1153   </a>                                      .dout_1_2_re(dout_1_2_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1154"> 1154   </a>                                      .dout_1_2_im(dout_1_2_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1155"> 1155   </a>                                      );
</span><span><a class="LN" name="1156"> 1156   </a>
</span><span><a class="LN" name="1157"> 1157   </a>  RADIX22FFT_SDF2_2_block u_SDF2_2_2 (.clk(clk),
</span><span><a class="LN" name="1158"> 1158   </a>                                      .reset(reset),
</span><span><a class="LN" name="1159"> 1159   </a>                                      .dout_1_2_re(dout_1_2_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1160"> 1160   </a>                                      .dout_1_2_im(dout_1_2_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1161"> 1161   </a>                                      .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="1162"> 1162   </a>                                      .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="1163"> 1163   </a>                                      .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="1164"> 1164   </a>                                      .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="1165"> 1165   </a>                                      .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="1166"> 1166   </a>                                      .dout_2_2_re(dout_2_2_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1167"> 1167   </a>                                      .dout_2_2_im(dout_2_2_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1168"> 1168   </a>                                      );
</span><span><a class="LN" name="1169"> 1169   </a>
</span><span><a class="LN" name="1170"> 1170   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1171"> 1171   </a>    <span class="KW">begin</span> : intdelay_11_process
</span><span><a class="LN" name="1172"> 1172   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1173"> 1173   </a>        <span class="KW">for</span>(intdelay_t_1_7 = 32'sd0; intdelay_t_1_7 &lt;= 32'sd2; intdelay_t_1_7 = intdelay_t_1_7 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1174"> 1174   </a>          intdelay_reg_11[intdelay_t_1_7] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1175"> 1175   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1176"> 1176   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1177"> 1177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1178"> 1178   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1179"> 1179   </a>          <span class="KW">for</span>(intdelay_t_1_7 = 32'sd0; intdelay_t_1_7 &lt;= 32'sd2; intdelay_t_1_7 = intdelay_t_1_7 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1180"> 1180   </a>            intdelay_reg_11[intdelay_t_1_7] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1181"> 1181   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1182"> 1182   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1183"> 1183   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1184"> 1184   </a>          <span class="KW">for</span>(intdelay_t_0_1_7 = 32'sd0; intdelay_t_0_1_7 &lt;= 32'sd2; intdelay_t_0_1_7 = intdelay_t_0_1_7 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1185"> 1185   </a>            intdelay_reg_11[intdelay_t_0_1_7] &lt;= intdelay_reg_next_8[intdelay_t_0_1_7];
</span><span><a class="LN" name="1186"> 1186   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1187"> 1187   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1188"> 1188   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1189"> 1189   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1190"> 1190   </a>
</span><span><a class="LN" name="1191"> 1191   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1192"> 1192   </a>    din_3_2_re_dly = intdelay_reg_11[2];
</span><span><a class="LN" name="1193"> 1193   </a>    intdelay_reg_next_8[0] = dout_2_2_re;
</span><span><a class="LN" name="1194"> 1194   </a>
</span><span><a class="LN" name="1195"> 1195   </a>    <span class="KW">for</span>(intdelay_t_0_08 = 32'sd0; intdelay_t_0_08 &lt;= 32'sd1; intdelay_t_0_08 = intdelay_t_0_08 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1196"> 1196   </a>      intdelay_reg_next_8[intdelay_t_0_08 + 32'sd1] = intdelay_reg_11[intdelay_t_0_08];
</span><span><a class="LN" name="1197"> 1197   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1198"> 1198   </a>
</span><span><a class="LN" name="1199"> 1199   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1200"> 1200   </a>
</span><span><a class="LN" name="1201"> 1201   </a>
</span><span><a class="LN" name="1202"> 1202   </a>
</span><span><a class="LN" name="1203"> 1203   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1204"> 1204   </a>    <span class="KW">begin</span> : intdelay_12_process
</span><span><a class="LN" name="1205"> 1205   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1206"> 1206   </a>        <span class="KW">for</span>(intdelay_t_1_8 = 32'sd0; intdelay_t_1_8 &lt;= 32'sd2; intdelay_t_1_8 = intdelay_t_1_8 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1207"> 1207   </a>          intdelay_reg_12[intdelay_t_1_8] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1208"> 1208   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1209"> 1209   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1210"> 1210   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1211"> 1211   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1212"> 1212   </a>          <span class="KW">for</span>(intdelay_t_1_8 = 32'sd0; intdelay_t_1_8 &lt;= 32'sd2; intdelay_t_1_8 = intdelay_t_1_8 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1213"> 1213   </a>            intdelay_reg_12[intdelay_t_1_8] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1214"> 1214   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1215"> 1215   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1216"> 1216   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1217"> 1217   </a>          <span class="KW">for</span>(intdelay_t_0_1_8 = 32'sd0; intdelay_t_0_1_8 &lt;= 32'sd2; intdelay_t_0_1_8 = intdelay_t_0_1_8 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1218"> 1218   </a>            intdelay_reg_12[intdelay_t_0_1_8] &lt;= intdelay_reg_next_9[intdelay_t_0_1_8];
</span><span><a class="LN" name="1219"> 1219   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1220"> 1220   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1221"> 1221   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1222"> 1222   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1223"> 1223   </a>
</span><span><a class="LN" name="1224"> 1224   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1225"> 1225   </a>    din_3_2_im_dly = intdelay_reg_12[2];
</span><span><a class="LN" name="1226"> 1226   </a>    intdelay_reg_next_9[0] = dout_2_2_im;
</span><span><a class="LN" name="1227"> 1227   </a>
</span><span><a class="LN" name="1228"> 1228   </a>    <span class="KW">for</span>(intdelay_t_0_09 = 32'sd0; intdelay_t_0_09 &lt;= 32'sd1; intdelay_t_0_09 = intdelay_t_0_09 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1229"> 1229   </a>      intdelay_reg_next_9[intdelay_t_0_09 + 32'sd1] = intdelay_reg_12[intdelay_t_0_09];
</span><span><a class="LN" name="1230"> 1230   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1231"> 1231   </a>
</span><span><a class="LN" name="1232"> 1232   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1233"> 1233   </a>
</span><span><a class="LN" name="1234"> 1234   </a>
</span><span><a class="LN" name="1235"> 1235   </a>
</span><span><a class="LN" name="1236"> 1236   </a>  TWDLROM_3_2 u_twdlROM_3_2 (.clk(clk),
</span><span><a class="LN" name="1237"> 1237   </a>                             .reset(reset),
</span><span><a class="LN" name="1238"> 1238   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="1239"> 1239   </a>                             .twdl_3_2_re(twdl_3_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1240"> 1240   </a>                             .twdl_3_2_im(twdl_3_2_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1241"> 1241   </a>                             );
</span><span><a class="LN" name="1242"> 1242   </a>
</span><span><a class="LN" name="1243"> 1243   </a>  RADIX22FFT_SDF1_3_block u_SDF1_3_2 (.clk(clk),
</span><span><a class="LN" name="1244"> 1244   </a>                                      .reset(reset),
</span><span><a class="LN" name="1245"> 1245   </a>                                      .din_3_2_re_dly(din_3_2_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1246"> 1246   </a>                                      .din_3_2_im_dly(din_3_2_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1247"> 1247   </a>                                      .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="1248"> 1248   </a>                                      .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="1249"> 1249   </a>                                      .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="1250"> 1250   </a>                                      .twdl_3_2_re(twdl_3_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1251"> 1251   </a>                                      .twdl_3_2_im(twdl_3_2_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1252"> 1252   </a>                                      .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="1253"> 1253   </a>                                      .dout_3_2_re(dout_3_2_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1254"> 1254   </a>                                      .dout_3_2_im(dout_3_2_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1255"> 1255   </a>                                      );
</span><span><a class="LN" name="1256"> 1256   </a>
</span><span><a class="LN" name="1257"> 1257   </a>  RADIX22FFT_SDF2_4_block u_SDF2_4_2 (.clk(clk),
</span><span><a class="LN" name="1258"> 1258   </a>                                      .reset(reset),
</span><span><a class="LN" name="1259"> 1259   </a>                                      .dout_3_2_re(dout_3_2_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1260"> 1260   </a>                                      .dout_3_2_im(dout_3_2_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1261"> 1261   </a>                                      .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="1262"> 1262   </a>                                      .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="1263"> 1263   </a>                                      .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="1264"> 1264   </a>                                      .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="1265"> 1265   </a>                                      .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="1266"> 1266   </a>                                      .dout_4_2_re(dout_4_2_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1267"> 1267   </a>                                      .dout_4_2_im(dout_4_2_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1268"> 1268   </a>                                      );
</span><span><a class="LN" name="1269"> 1269   </a>
</span><span><a class="LN" name="1270"> 1270   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1271"> 1271   </a>    <span class="KW">begin</span> : intdelay_13_process
</span><span><a class="LN" name="1272"> 1272   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1273"> 1273   </a>        <span class="KW">for</span>(intdelay_t_1_9 = 32'sd0; intdelay_t_1_9 &lt;= 32'sd2; intdelay_t_1_9 = intdelay_t_1_9 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1274"> 1274   </a>          intdelay_reg_13[intdelay_t_1_9] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1275"> 1275   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1276"> 1276   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1277"> 1277   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1278"> 1278   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1279"> 1279   </a>          <span class="KW">for</span>(intdelay_t_1_9 = 32'sd0; intdelay_t_1_9 &lt;= 32'sd2; intdelay_t_1_9 = intdelay_t_1_9 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1280"> 1280   </a>            intdelay_reg_13[intdelay_t_1_9] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1281"> 1281   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1282"> 1282   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1283"> 1283   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1284"> 1284   </a>          <span class="KW">for</span>(intdelay_t_0_1_9 = 32'sd0; intdelay_t_0_1_9 &lt;= 32'sd2; intdelay_t_0_1_9 = intdelay_t_0_1_9 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1285"> 1285   </a>            intdelay_reg_13[intdelay_t_0_1_9] &lt;= intdelay_reg_next_10[intdelay_t_0_1_9];
</span><span><a class="LN" name="1286"> 1286   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1287"> 1287   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1288"> 1288   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1289"> 1289   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1290"> 1290   </a>
</span><span><a class="LN" name="1291"> 1291   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1292"> 1292   </a>    din_5_2_re_dly = intdelay_reg_13[2];
</span><span><a class="LN" name="1293"> 1293   </a>    intdelay_reg_next_10[0] = dout_4_2_re;
</span><span><a class="LN" name="1294"> 1294   </a>
</span><span><a class="LN" name="1295"> 1295   </a>    <span class="KW">for</span>(intdelay_t_0_010 = 32'sd0; intdelay_t_0_010 &lt;= 32'sd1; intdelay_t_0_010 = intdelay_t_0_010 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1296"> 1296   </a>      intdelay_reg_next_10[intdelay_t_0_010 + 32'sd1] = intdelay_reg_13[intdelay_t_0_010];
</span><span><a class="LN" name="1297"> 1297   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1298"> 1298   </a>
</span><span><a class="LN" name="1299"> 1299   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1300"> 1300   </a>
</span><span><a class="LN" name="1301"> 1301   </a>
</span><span><a class="LN" name="1302"> 1302   </a>
</span><span><a class="LN" name="1303"> 1303   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1304"> 1304   </a>    <span class="KW">begin</span> : intdelay_14_process
</span><span><a class="LN" name="1305"> 1305   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1306"> 1306   </a>        <span class="KW">for</span>(intdelay_t_1_10 = 32'sd0; intdelay_t_1_10 &lt;= 32'sd2; intdelay_t_1_10 = intdelay_t_1_10 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1307"> 1307   </a>          intdelay_reg_14[intdelay_t_1_10] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1308"> 1308   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1309"> 1309   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1310"> 1310   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1311"> 1311   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1312"> 1312   </a>          <span class="KW">for</span>(intdelay_t_1_10 = 32'sd0; intdelay_t_1_10 &lt;= 32'sd2; intdelay_t_1_10 = intdelay_t_1_10 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1313"> 1313   </a>            intdelay_reg_14[intdelay_t_1_10] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1314"> 1314   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1315"> 1315   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1316"> 1316   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1317"> 1317   </a>          <span class="KW">for</span>(intdelay_t_0_1_10 = 32'sd0; intdelay_t_0_1_10 &lt;= 32'sd2; intdelay_t_0_1_10 = intdelay_t_0_1_10 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1318"> 1318   </a>            intdelay_reg_14[intdelay_t_0_1_10] &lt;= intdelay_reg_next_11[intdelay_t_0_1_10];
</span><span><a class="LN" name="1319"> 1319   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1320"> 1320   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1321"> 1321   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1322"> 1322   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1323"> 1323   </a>
</span><span><a class="LN" name="1324"> 1324   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1325"> 1325   </a>    din_5_2_im_dly = intdelay_reg_14[2];
</span><span><a class="LN" name="1326"> 1326   </a>    intdelay_reg_next_11[0] = dout_4_2_im;
</span><span><a class="LN" name="1327"> 1327   </a>
</span><span><a class="LN" name="1328"> 1328   </a>    <span class="KW">for</span>(intdelay_t_0_011 = 32'sd0; intdelay_t_0_011 &lt;= 32'sd1; intdelay_t_0_011 = intdelay_t_0_011 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1329"> 1329   </a>      intdelay_reg_next_11[intdelay_t_0_011 + 32'sd1] = intdelay_reg_14[intdelay_t_0_011];
</span><span><a class="LN" name="1330"> 1330   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1331"> 1331   </a>
</span><span><a class="LN" name="1332"> 1332   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1333"> 1333   </a>
</span><span><a class="LN" name="1334"> 1334   </a>
</span><span><a class="LN" name="1335"> 1335   </a>
</span><span><a class="LN" name="1336"> 1336   </a>  TWDLROM_5_2 u_twdlROM_5_2 (.clk(clk),
</span><span><a class="LN" name="1337"> 1337   </a>                             .reset(reset),
</span><span><a class="LN" name="1338"> 1338   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="1339"> 1339   </a>                             .twdl_5_2_re(twdl_5_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1340"> 1340   </a>                             .twdl_5_2_im(twdl_5_2_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1341"> 1341   </a>                             );
</span><span><a class="LN" name="1342"> 1342   </a>
</span><span><a class="LN" name="1343"> 1343   </a>  RADIX22FFT_SDF1_5_block u_SDF1_5_2 (.clk(clk),
</span><span><a class="LN" name="1344"> 1344   </a>                                      .reset(reset),
</span><span><a class="LN" name="1345"> 1345   </a>                                      .din_5_2_re_dly(din_5_2_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1346"> 1346   </a>                                      .din_5_2_im_dly(din_5_2_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1347"> 1347   </a>                                      .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="1348"> 1348   </a>                                      .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1349"> 1349   </a>                                      .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="1350"> 1350   </a>                                      .twdl_5_2_re(twdl_5_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1351"> 1351   </a>                                      .twdl_5_2_im(twdl_5_2_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1352"> 1352   </a>                                      .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="1353"> 1353   </a>                                      .dout_5_2_re(dout_5_2_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1354"> 1354   </a>                                      .dout_5_2_im(dout_5_2_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1355"> 1355   </a>                                      );
</span><span><a class="LN" name="1356"> 1356   </a>
</span><span><a class="LN" name="1357"> 1357   </a>  RADIX22FFT_SDF2_6_block u_SDF2_6_2 (.clk(clk),
</span><span><a class="LN" name="1358"> 1358   </a>                                      .reset(reset),
</span><span><a class="LN" name="1359"> 1359   </a>                                      .dout_5_2_re(dout_5_2_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1360"> 1360   </a>                                      .dout_5_2_im(dout_5_2_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1361"> 1361   </a>                                      .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1362"> 1362   </a>                                      .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="1363"> 1363   </a>                                      .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="1364"> 1364   </a>                                      .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="1365"> 1365   </a>                                      .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="1366"> 1366   </a>                                      .dout_6_2_re(dout_6_2_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1367"> 1367   </a>                                      .dout_6_2_im(dout_6_2_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1368"> 1368   </a>                                      );
</span><span><a class="LN" name="1369"> 1369   </a>
</span><span><a class="LN" name="1370"> 1370   </a>  TWDLROM_7_2 u_twdlROM_7_2 (.clk(clk),
</span><span><a class="LN" name="1371"> 1371   </a>                             .reset(reset),
</span><span><a class="LN" name="1372"> 1372   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1373"> 1373   </a>                             .twdl_7_2_re(twdl_7_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1374"> 1374   </a>                             .twdl_7_2_im(twdl_7_2_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1375"> 1375   </a>                             );
</span><span><a class="LN" name="1376"> 1376   </a>
</span><span><a class="LN" name="1377"> 1377   </a>  TWDLMULT_SDNF1_7 u_TWDLMULT_SDNF1_7_1 (.clk(clk),
</span><span><a class="LN" name="1378"> 1378   </a>                                         .reset(reset),
</span><span><a class="LN" name="1379"> 1379   </a>                                         .dout_6_1_re(dout_6_1_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1380"> 1380   </a>                                         .dout_6_1_im(dout_6_1_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1381"> 1381   </a>                                         .dout_6_2_re(dout_6_2_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1382"> 1382   </a>                                         .dout_6_2_im(dout_6_2_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1383"> 1383   </a>                                         .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1384"> 1384   </a>                                         .twdl_7_2_re(twdl_7_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1385"> 1385   </a>                                         .twdl_7_2_im(twdl_7_2_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1386"> 1386   </a>                                         .twdlXdin_1_re(twdlXdin_1_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="1387"> 1387   </a>                                         .twdlXdin_1_im(twdlXdin_1_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="1388"> 1388   </a>                                         .twdlXdin_2_re(twdlXdin_2_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="1389"> 1389   </a>                                         .twdlXdin_2_im(twdlXdin_2_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="1390"> 1390   </a>                                         .twdlXdin_1_vld(twdlXdin_1_vld)
</span><span><a class="LN" name="1391"> 1391   </a>                                         );
</span><span><a class="LN" name="1392"> 1392   </a>
</span><span><a class="LN" name="1393"> 1393   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1394"> 1394   </a>    <span class="KW">begin</span> : intdelay_15_process
</span><span><a class="LN" name="1395"> 1395   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1396"> 1396   </a>        <span class="KW">for</span>(intdelay_t_1_11 = 32'sd0; intdelay_t_1_11 &lt;= 32'sd2; intdelay_t_1_11 = intdelay_t_1_11 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1397"> 1397   </a>          intdelay_reg_15[intdelay_t_1_11] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1398"> 1398   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1399"> 1399   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1400"> 1400   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1401"> 1401   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1402"> 1402   </a>          <span class="KW">for</span>(intdelay_t_1_11 = 32'sd0; intdelay_t_1_11 &lt;= 32'sd2; intdelay_t_1_11 = intdelay_t_1_11 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1403"> 1403   </a>            intdelay_reg_15[intdelay_t_1_11] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1404"> 1404   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1405"> 1405   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1406"> 1406   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1407"> 1407   </a>          <span class="KW">for</span>(intdelay_t_0_1_11 = 32'sd0; intdelay_t_0_1_11 &lt;= 32'sd2; intdelay_t_0_1_11 = intdelay_t_0_1_11 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1408"> 1408   </a>            intdelay_reg_15[intdelay_t_0_1_11] &lt;= intdelay_reg_next_12[intdelay_t_0_1_11];
</span><span><a class="LN" name="1409"> 1409   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1410"> 1410   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1411"> 1411   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1412"> 1412   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1413"> 1413   </a>
</span><span><a class="LN" name="1414"> 1414   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1415"> 1415   </a>    din_1_5_re_dly = intdelay_reg_15[2];
</span><span><a class="LN" name="1416"> 1416   </a>    intdelay_reg_next_12[0] = dataIn_re_4;
</span><span><a class="LN" name="1417"> 1417   </a>
</span><span><a class="LN" name="1418"> 1418   </a>    <span class="KW">for</span>(intdelay_t_0_012 = 32'sd0; intdelay_t_0_012 &lt;= 32'sd1; intdelay_t_0_012 = intdelay_t_0_012 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1419"> 1419   </a>      intdelay_reg_next_12[intdelay_t_0_012 + 32'sd1] = intdelay_reg_15[intdelay_t_0_012];
</span><span><a class="LN" name="1420"> 1420   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1421"> 1421   </a>
</span><span><a class="LN" name="1422"> 1422   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1423"> 1423   </a>
</span><span><a class="LN" name="1424"> 1424   </a>
</span><span><a class="LN" name="1425"> 1425   </a>
</span><span><a class="LN" name="1426"> 1426   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1427"> 1427   </a>    <span class="KW">begin</span> : intdelay_16_process
</span><span><a class="LN" name="1428"> 1428   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1429"> 1429   </a>        <span class="KW">for</span>(intdelay_t_1_12 = 32'sd0; intdelay_t_1_12 &lt;= 32'sd2; intdelay_t_1_12 = intdelay_t_1_12 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1430"> 1430   </a>          intdelay_reg_16[intdelay_t_1_12] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1431"> 1431   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1432"> 1432   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1433"> 1433   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1434"> 1434   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1435"> 1435   </a>          <span class="KW">for</span>(intdelay_t_1_12 = 32'sd0; intdelay_t_1_12 &lt;= 32'sd2; intdelay_t_1_12 = intdelay_t_1_12 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1436"> 1436   </a>            intdelay_reg_16[intdelay_t_1_12] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1437"> 1437   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1438"> 1438   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1439"> 1439   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1440"> 1440   </a>          <span class="KW">for</span>(intdelay_t_0_1_12 = 32'sd0; intdelay_t_0_1_12 &lt;= 32'sd2; intdelay_t_0_1_12 = intdelay_t_0_1_12 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1441"> 1441   </a>            intdelay_reg_16[intdelay_t_0_1_12] &lt;= intdelay_reg_next_13[intdelay_t_0_1_12];
</span><span><a class="LN" name="1442"> 1442   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1443"> 1443   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1444"> 1444   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1445"> 1445   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1446"> 1446   </a>
</span><span><a class="LN" name="1447"> 1447   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1448"> 1448   </a>    din_1_5_im_dly = intdelay_reg_16[2];
</span><span><a class="LN" name="1449"> 1449   </a>    intdelay_reg_next_13[0] = dataIn_im_4;
</span><span><a class="LN" name="1450"> 1450   </a>
</span><span><a class="LN" name="1451"> 1451   </a>    <span class="KW">for</span>(intdelay_t_0_013 = 32'sd0; intdelay_t_0_013 &lt;= 32'sd1; intdelay_t_0_013 = intdelay_t_0_013 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1452"> 1452   </a>      intdelay_reg_next_13[intdelay_t_0_013 + 32'sd1] = intdelay_reg_16[intdelay_t_0_013];
</span><span><a class="LN" name="1453"> 1453   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1454"> 1454   </a>
</span><span><a class="LN" name="1455"> 1455   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1456"> 1456   </a>
</span><span><a class="LN" name="1457"> 1457   </a>
</span><span><a class="LN" name="1458"> 1458   </a>
</span><span><a class="LN" name="1459"> 1459   </a>  RADIX22FFT_SDF1_1_block3 u_SDF1_1_5 (.clk(clk),
</span><span><a class="LN" name="1460"> 1460   </a>                                       .reset(reset),
</span><span><a class="LN" name="1461"> 1461   </a>                                       .din_1_5_re_dly(din_1_5_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1462"> 1462   </a>                                       .din_1_5_im_dly(din_1_5_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1463"> 1463   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="1464"> 1464   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="1465"> 1465   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="1466"> 1466   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="1467"> 1467   </a>                                       .dout_1_5_re(dout_1_5_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1468"> 1468   </a>                                       .dout_1_5_im(dout_1_5_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1469"> 1469   </a>                                       );
</span><span><a class="LN" name="1470"> 1470   </a>
</span><span><a class="LN" name="1471"> 1471   </a>  RADIX22FFT_SDF2_2_block3 u_SDF2_2_5 (.clk(clk),
</span><span><a class="LN" name="1472"> 1472   </a>                                       .reset(reset),
</span><span><a class="LN" name="1473"> 1473   </a>                                       .dout_1_5_re(dout_1_5_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1474"> 1474   </a>                                       .dout_1_5_im(dout_1_5_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1475"> 1475   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="1476"> 1476   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="1477"> 1477   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="1478"> 1478   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="1479"> 1479   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="1480"> 1480   </a>                                       .dout_2_5_re(dout_2_5_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1481"> 1481   </a>                                       .dout_2_5_im(dout_2_5_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1482"> 1482   </a>                                       );
</span><span><a class="LN" name="1483"> 1483   </a>
</span><span><a class="LN" name="1484"> 1484   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1485"> 1485   </a>    <span class="KW">begin</span> : intdelay_17_process
</span><span><a class="LN" name="1486"> 1486   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1487"> 1487   </a>        <span class="KW">for</span>(intdelay_t_1_13 = 32'sd0; intdelay_t_1_13 &lt;= 32'sd2; intdelay_t_1_13 = intdelay_t_1_13 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1488"> 1488   </a>          intdelay_reg_17[intdelay_t_1_13] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1489"> 1489   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1490"> 1490   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1491"> 1491   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1492"> 1492   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1493"> 1493   </a>          <span class="KW">for</span>(intdelay_t_1_13 = 32'sd0; intdelay_t_1_13 &lt;= 32'sd2; intdelay_t_1_13 = intdelay_t_1_13 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1494"> 1494   </a>            intdelay_reg_17[intdelay_t_1_13] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1495"> 1495   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1496"> 1496   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1497"> 1497   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1498"> 1498   </a>          <span class="KW">for</span>(intdelay_t_0_1_13 = 32'sd0; intdelay_t_0_1_13 &lt;= 32'sd2; intdelay_t_0_1_13 = intdelay_t_0_1_13 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1499"> 1499   </a>            intdelay_reg_17[intdelay_t_0_1_13] &lt;= intdelay_reg_next_14[intdelay_t_0_1_13];
</span><span><a class="LN" name="1500"> 1500   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1501"> 1501   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1502"> 1502   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1503"> 1503   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1504"> 1504   </a>
</span><span><a class="LN" name="1505"> 1505   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1506"> 1506   </a>    din_3_5_re_dly = intdelay_reg_17[2];
</span><span><a class="LN" name="1507"> 1507   </a>    intdelay_reg_next_14[0] = dout_2_5_re;
</span><span><a class="LN" name="1508"> 1508   </a>
</span><span><a class="LN" name="1509"> 1509   </a>    <span class="KW">for</span>(intdelay_t_0_014 = 32'sd0; intdelay_t_0_014 &lt;= 32'sd1; intdelay_t_0_014 = intdelay_t_0_014 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1510"> 1510   </a>      intdelay_reg_next_14[intdelay_t_0_014 + 32'sd1] = intdelay_reg_17[intdelay_t_0_014];
</span><span><a class="LN" name="1511"> 1511   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1512"> 1512   </a>
</span><span><a class="LN" name="1513"> 1513   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1514"> 1514   </a>
</span><span><a class="LN" name="1515"> 1515   </a>
</span><span><a class="LN" name="1516"> 1516   </a>
</span><span><a class="LN" name="1517"> 1517   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1518"> 1518   </a>    <span class="KW">begin</span> : intdelay_18_process
</span><span><a class="LN" name="1519"> 1519   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1520"> 1520   </a>        <span class="KW">for</span>(intdelay_t_1_14 = 32'sd0; intdelay_t_1_14 &lt;= 32'sd2; intdelay_t_1_14 = intdelay_t_1_14 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1521"> 1521   </a>          intdelay_reg_18[intdelay_t_1_14] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1522"> 1522   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1523"> 1523   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1524"> 1524   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1525"> 1525   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1526"> 1526   </a>          <span class="KW">for</span>(intdelay_t_1_14 = 32'sd0; intdelay_t_1_14 &lt;= 32'sd2; intdelay_t_1_14 = intdelay_t_1_14 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1527"> 1527   </a>            intdelay_reg_18[intdelay_t_1_14] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1528"> 1528   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1529"> 1529   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1530"> 1530   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1531"> 1531   </a>          <span class="KW">for</span>(intdelay_t_0_1_14 = 32'sd0; intdelay_t_0_1_14 &lt;= 32'sd2; intdelay_t_0_1_14 = intdelay_t_0_1_14 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1532"> 1532   </a>            intdelay_reg_18[intdelay_t_0_1_14] &lt;= intdelay_reg_next_15[intdelay_t_0_1_14];
</span><span><a class="LN" name="1533"> 1533   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1534"> 1534   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1535"> 1535   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1536"> 1536   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1537"> 1537   </a>
</span><span><a class="LN" name="1538"> 1538   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1539"> 1539   </a>    din_3_5_im_dly = intdelay_reg_18[2];
</span><span><a class="LN" name="1540"> 1540   </a>    intdelay_reg_next_15[0] = dout_2_5_im;
</span><span><a class="LN" name="1541"> 1541   </a>
</span><span><a class="LN" name="1542"> 1542   </a>    <span class="KW">for</span>(intdelay_t_0_015 = 32'sd0; intdelay_t_0_015 &lt;= 32'sd1; intdelay_t_0_015 = intdelay_t_0_015 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1543"> 1543   </a>      intdelay_reg_next_15[intdelay_t_0_015 + 32'sd1] = intdelay_reg_18[intdelay_t_0_015];
</span><span><a class="LN" name="1544"> 1544   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1545"> 1545   </a>
</span><span><a class="LN" name="1546"> 1546   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1547"> 1547   </a>
</span><span><a class="LN" name="1548"> 1548   </a>
</span><span><a class="LN" name="1549"> 1549   </a>
</span><span><a class="LN" name="1550"> 1550   </a>  TWDLROM_3_5 u_twdlROM_3_5 (.clk(clk),
</span><span><a class="LN" name="1551"> 1551   </a>                             .reset(reset),
</span><span><a class="LN" name="1552"> 1552   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="1553"> 1553   </a>                             .twdl_3_5_re(twdl_3_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1554"> 1554   </a>                             .twdl_3_5_im(twdl_3_5_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1555"> 1555   </a>                             );
</span><span><a class="LN" name="1556"> 1556   </a>
</span><span><a class="LN" name="1557"> 1557   </a>  RADIX22FFT_SDF1_3_block3 u_SDF1_3_5 (.clk(clk),
</span><span><a class="LN" name="1558"> 1558   </a>                                       .reset(reset),
</span><span><a class="LN" name="1559"> 1559   </a>                                       .din_3_5_re_dly(din_3_5_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1560"> 1560   </a>                                       .din_3_5_im_dly(din_3_5_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1561"> 1561   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="1562"> 1562   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="1563"> 1563   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="1564"> 1564   </a>                                       .twdl_3_5_re(twdl_3_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1565"> 1565   </a>                                       .twdl_3_5_im(twdl_3_5_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1566"> 1566   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="1567"> 1567   </a>                                       .dout_3_5_re(dout_3_5_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1568"> 1568   </a>                                       .dout_3_5_im(dout_3_5_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1569"> 1569   </a>                                       );
</span><span><a class="LN" name="1570"> 1570   </a>
</span><span><a class="LN" name="1571"> 1571   </a>  RADIX22FFT_SDF2_4_block3 u_SDF2_4_5 (.clk(clk),
</span><span><a class="LN" name="1572"> 1572   </a>                                       .reset(reset),
</span><span><a class="LN" name="1573"> 1573   </a>                                       .dout_3_5_re(dout_3_5_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1574"> 1574   </a>                                       .dout_3_5_im(dout_3_5_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1575"> 1575   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="1576"> 1576   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="1577"> 1577   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="1578"> 1578   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="1579"> 1579   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="1580"> 1580   </a>                                       .dout_4_5_re(dout_4_5_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1581"> 1581   </a>                                       .dout_4_5_im(dout_4_5_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1582"> 1582   </a>                                       );
</span><span><a class="LN" name="1583"> 1583   </a>
</span><span><a class="LN" name="1584"> 1584   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1585"> 1585   </a>    <span class="KW">begin</span> : intdelay_19_process
</span><span><a class="LN" name="1586"> 1586   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1587"> 1587   </a>        <span class="KW">for</span>(intdelay_t_1_15 = 32'sd0; intdelay_t_1_15 &lt;= 32'sd2; intdelay_t_1_15 = intdelay_t_1_15 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1588"> 1588   </a>          intdelay_reg_19[intdelay_t_1_15] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1589"> 1589   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1590"> 1590   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1591"> 1591   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1592"> 1592   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1593"> 1593   </a>          <span class="KW">for</span>(intdelay_t_1_15 = 32'sd0; intdelay_t_1_15 &lt;= 32'sd2; intdelay_t_1_15 = intdelay_t_1_15 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1594"> 1594   </a>            intdelay_reg_19[intdelay_t_1_15] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1595"> 1595   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1596"> 1596   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1597"> 1597   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1598"> 1598   </a>          <span class="KW">for</span>(intdelay_t_0_1_15 = 32'sd0; intdelay_t_0_1_15 &lt;= 32'sd2; intdelay_t_0_1_15 = intdelay_t_0_1_15 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1599"> 1599   </a>            intdelay_reg_19[intdelay_t_0_1_15] &lt;= intdelay_reg_next_16[intdelay_t_0_1_15];
</span><span><a class="LN" name="1600"> 1600   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1601"> 1601   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1602"> 1602   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1603"> 1603   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1604"> 1604   </a>
</span><span><a class="LN" name="1605"> 1605   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1606"> 1606   </a>    din_5_5_re_dly = intdelay_reg_19[2];
</span><span><a class="LN" name="1607"> 1607   </a>    intdelay_reg_next_16[0] = dout_4_5_re;
</span><span><a class="LN" name="1608"> 1608   </a>
</span><span><a class="LN" name="1609"> 1609   </a>    <span class="KW">for</span>(intdelay_t_0_016 = 32'sd0; intdelay_t_0_016 &lt;= 32'sd1; intdelay_t_0_016 = intdelay_t_0_016 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1610"> 1610   </a>      intdelay_reg_next_16[intdelay_t_0_016 + 32'sd1] = intdelay_reg_19[intdelay_t_0_016];
</span><span><a class="LN" name="1611"> 1611   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1612"> 1612   </a>
</span><span><a class="LN" name="1613"> 1613   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1614"> 1614   </a>
</span><span><a class="LN" name="1615"> 1615   </a>
</span><span><a class="LN" name="1616"> 1616   </a>
</span><span><a class="LN" name="1617"> 1617   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1618"> 1618   </a>    <span class="KW">begin</span> : intdelay_20_process
</span><span><a class="LN" name="1619"> 1619   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1620"> 1620   </a>        <span class="KW">for</span>(intdelay_t_1_16 = 32'sd0; intdelay_t_1_16 &lt;= 32'sd2; intdelay_t_1_16 = intdelay_t_1_16 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1621"> 1621   </a>          intdelay_reg_20[intdelay_t_1_16] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1622"> 1622   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1623"> 1623   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1624"> 1624   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1625"> 1625   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1626"> 1626   </a>          <span class="KW">for</span>(intdelay_t_1_16 = 32'sd0; intdelay_t_1_16 &lt;= 32'sd2; intdelay_t_1_16 = intdelay_t_1_16 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1627"> 1627   </a>            intdelay_reg_20[intdelay_t_1_16] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1628"> 1628   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1629"> 1629   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1630"> 1630   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1631"> 1631   </a>          <span class="KW">for</span>(intdelay_t_0_1_16 = 32'sd0; intdelay_t_0_1_16 &lt;= 32'sd2; intdelay_t_0_1_16 = intdelay_t_0_1_16 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1632"> 1632   </a>            intdelay_reg_20[intdelay_t_0_1_16] &lt;= intdelay_reg_next_17[intdelay_t_0_1_16];
</span><span><a class="LN" name="1633"> 1633   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1634"> 1634   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1635"> 1635   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1636"> 1636   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1637"> 1637   </a>
</span><span><a class="LN" name="1638"> 1638   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1639"> 1639   </a>    din_5_5_im_dly = intdelay_reg_20[2];
</span><span><a class="LN" name="1640"> 1640   </a>    intdelay_reg_next_17[0] = dout_4_5_im;
</span><span><a class="LN" name="1641"> 1641   </a>
</span><span><a class="LN" name="1642"> 1642   </a>    <span class="KW">for</span>(intdelay_t_0_017 = 32'sd0; intdelay_t_0_017 &lt;= 32'sd1; intdelay_t_0_017 = intdelay_t_0_017 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1643"> 1643   </a>      intdelay_reg_next_17[intdelay_t_0_017 + 32'sd1] = intdelay_reg_20[intdelay_t_0_017];
</span><span><a class="LN" name="1644"> 1644   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1645"> 1645   </a>
</span><span><a class="LN" name="1646"> 1646   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1647"> 1647   </a>
</span><span><a class="LN" name="1648"> 1648   </a>
</span><span><a class="LN" name="1649"> 1649   </a>
</span><span><a class="LN" name="1650"> 1650   </a>  TWDLROM_5_5 u_twdlROM_5_5 (.clk(clk),
</span><span><a class="LN" name="1651"> 1651   </a>                             .reset(reset),
</span><span><a class="LN" name="1652"> 1652   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="1653"> 1653   </a>                             .twdl_5_5_re(twdl_5_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1654"> 1654   </a>                             .twdl_5_5_im(twdl_5_5_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1655"> 1655   </a>                             );
</span><span><a class="LN" name="1656"> 1656   </a>
</span><span><a class="LN" name="1657"> 1657   </a>  RADIX22FFT_SDF1_5_block3 u_SDF1_5_5 (.clk(clk),
</span><span><a class="LN" name="1658"> 1658   </a>                                       .reset(reset),
</span><span><a class="LN" name="1659"> 1659   </a>                                       .din_5_5_re_dly(din_5_5_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1660"> 1660   </a>                                       .din_5_5_im_dly(din_5_5_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1661"> 1661   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="1662"> 1662   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1663"> 1663   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="1664"> 1664   </a>                                       .twdl_5_5_re(twdl_5_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1665"> 1665   </a>                                       .twdl_5_5_im(twdl_5_5_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1666"> 1666   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="1667"> 1667   </a>                                       .dout_5_5_re(dout_5_5_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1668"> 1668   </a>                                       .dout_5_5_im(dout_5_5_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1669"> 1669   </a>                                       );
</span><span><a class="LN" name="1670"> 1670   </a>
</span><span><a class="LN" name="1671"> 1671   </a>  RADIX22FFT_SDF2_6_block3 u_SDF2_6_5 (.clk(clk),
</span><span><a class="LN" name="1672"> 1672   </a>                                       .reset(reset),
</span><span><a class="LN" name="1673"> 1673   </a>                                       .dout_5_5_re(dout_5_5_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1674"> 1674   </a>                                       .dout_5_5_im(dout_5_5_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1675"> 1675   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1676"> 1676   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="1677"> 1677   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="1678"> 1678   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="1679"> 1679   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="1680"> 1680   </a>                                       .dout_6_5_re(dout_6_5_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1681"> 1681   </a>                                       .dout_6_5_im(dout_6_5_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1682"> 1682   </a>                                       );
</span><span><a class="LN" name="1683"> 1683   </a>
</span><span><a class="LN" name="1684"> 1684   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1685"> 1685   </a>    <span class="KW">begin</span> : intdelay_21_process
</span><span><a class="LN" name="1686"> 1686   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1687"> 1687   </a>        <span class="KW">for</span>(intdelay_t_1_17 = 32'sd0; intdelay_t_1_17 &lt;= 32'sd2; intdelay_t_1_17 = intdelay_t_1_17 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1688"> 1688   </a>          intdelay_reg_21[intdelay_t_1_17] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1689"> 1689   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1690"> 1690   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1691"> 1691   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1692"> 1692   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1693"> 1693   </a>          <span class="KW">for</span>(intdelay_t_1_17 = 32'sd0; intdelay_t_1_17 &lt;= 32'sd2; intdelay_t_1_17 = intdelay_t_1_17 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1694"> 1694   </a>            intdelay_reg_21[intdelay_t_1_17] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1695"> 1695   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1696"> 1696   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1697"> 1697   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1698"> 1698   </a>          <span class="KW">for</span>(intdelay_t_0_1_17 = 32'sd0; intdelay_t_0_1_17 &lt;= 32'sd2; intdelay_t_0_1_17 = intdelay_t_0_1_17 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1699"> 1699   </a>            intdelay_reg_21[intdelay_t_0_1_17] &lt;= intdelay_reg_next_18[intdelay_t_0_1_17];
</span><span><a class="LN" name="1700"> 1700   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1701"> 1701   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1702"> 1702   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1703"> 1703   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1704"> 1704   </a>
</span><span><a class="LN" name="1705"> 1705   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1706"> 1706   </a>    din_1_6_re_dly = intdelay_reg_21[2];
</span><span><a class="LN" name="1707"> 1707   </a>    intdelay_reg_next_18[0] = dataIn_re_5;
</span><span><a class="LN" name="1708"> 1708   </a>
</span><span><a class="LN" name="1709"> 1709   </a>    <span class="KW">for</span>(intdelay_t_0_018 = 32'sd0; intdelay_t_0_018 &lt;= 32'sd1; intdelay_t_0_018 = intdelay_t_0_018 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1710"> 1710   </a>      intdelay_reg_next_18[intdelay_t_0_018 + 32'sd1] = intdelay_reg_21[intdelay_t_0_018];
</span><span><a class="LN" name="1711"> 1711   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1712"> 1712   </a>
</span><span><a class="LN" name="1713"> 1713   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1714"> 1714   </a>
</span><span><a class="LN" name="1715"> 1715   </a>
</span><span><a class="LN" name="1716"> 1716   </a>
</span><span><a class="LN" name="1717"> 1717   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1718"> 1718   </a>    <span class="KW">begin</span> : intdelay_22_process
</span><span><a class="LN" name="1719"> 1719   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1720"> 1720   </a>        <span class="KW">for</span>(intdelay_t_1_18 = 32'sd0; intdelay_t_1_18 &lt;= 32'sd2; intdelay_t_1_18 = intdelay_t_1_18 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1721"> 1721   </a>          intdelay_reg_22[intdelay_t_1_18] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1722"> 1722   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1723"> 1723   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1724"> 1724   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1725"> 1725   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1726"> 1726   </a>          <span class="KW">for</span>(intdelay_t_1_18 = 32'sd0; intdelay_t_1_18 &lt;= 32'sd2; intdelay_t_1_18 = intdelay_t_1_18 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1727"> 1727   </a>            intdelay_reg_22[intdelay_t_1_18] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="1728"> 1728   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1729"> 1729   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1730"> 1730   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1731"> 1731   </a>          <span class="KW">for</span>(intdelay_t_0_1_18 = 32'sd0; intdelay_t_0_1_18 &lt;= 32'sd2; intdelay_t_0_1_18 = intdelay_t_0_1_18 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1732"> 1732   </a>            intdelay_reg_22[intdelay_t_0_1_18] &lt;= intdelay_reg_next_19[intdelay_t_0_1_18];
</span><span><a class="LN" name="1733"> 1733   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1734"> 1734   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1735"> 1735   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1736"> 1736   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1737"> 1737   </a>
</span><span><a class="LN" name="1738"> 1738   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1739"> 1739   </a>    din_1_6_im_dly = intdelay_reg_22[2];
</span><span><a class="LN" name="1740"> 1740   </a>    intdelay_reg_next_19[0] = dataIn_im_5;
</span><span><a class="LN" name="1741"> 1741   </a>
</span><span><a class="LN" name="1742"> 1742   </a>    <span class="KW">for</span>(intdelay_t_0_019 = 32'sd0; intdelay_t_0_019 &lt;= 32'sd1; intdelay_t_0_019 = intdelay_t_0_019 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1743"> 1743   </a>      intdelay_reg_next_19[intdelay_t_0_019 + 32'sd1] = intdelay_reg_22[intdelay_t_0_019];
</span><span><a class="LN" name="1744"> 1744   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1745"> 1745   </a>
</span><span><a class="LN" name="1746"> 1746   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1747"> 1747   </a>
</span><span><a class="LN" name="1748"> 1748   </a>
</span><span><a class="LN" name="1749"> 1749   </a>
</span><span><a class="LN" name="1750"> 1750   </a>  RADIX22FFT_SDF1_1_block4 u_SDF1_1_6 (.clk(clk),
</span><span><a class="LN" name="1751"> 1751   </a>                                       .reset(reset),
</span><span><a class="LN" name="1752"> 1752   </a>                                       .din_1_6_re_dly(din_1_6_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1753"> 1753   </a>                                       .din_1_6_im_dly(din_1_6_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="1754"> 1754   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="1755"> 1755   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="1756"> 1756   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="1757"> 1757   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="1758"> 1758   </a>                                       .dout_1_6_re(dout_1_6_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1759"> 1759   </a>                                       .dout_1_6_im(dout_1_6_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1760"> 1760   </a>                                       );
</span><span><a class="LN" name="1761"> 1761   </a>
</span><span><a class="LN" name="1762"> 1762   </a>  RADIX22FFT_SDF2_2_block4 u_SDF2_2_6 (.clk(clk),
</span><span><a class="LN" name="1763"> 1763   </a>                                       .reset(reset),
</span><span><a class="LN" name="1764"> 1764   </a>                                       .dout_1_6_re(dout_1_6_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1765"> 1765   </a>                                       .dout_1_6_im(dout_1_6_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="1766"> 1766   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="1767"> 1767   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="1768"> 1768   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="1769"> 1769   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="1770"> 1770   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="1771"> 1771   </a>                                       .dout_2_6_re(dout_2_6_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1772"> 1772   </a>                                       .dout_2_6_im(dout_2_6_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1773"> 1773   </a>                                       );
</span><span><a class="LN" name="1774"> 1774   </a>
</span><span><a class="LN" name="1775"> 1775   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1776"> 1776   </a>    <span class="KW">begin</span> : intdelay_23_process
</span><span><a class="LN" name="1777"> 1777   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1778"> 1778   </a>        <span class="KW">for</span>(intdelay_t_1_19 = 32'sd0; intdelay_t_1_19 &lt;= 32'sd2; intdelay_t_1_19 = intdelay_t_1_19 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1779"> 1779   </a>          intdelay_reg_23[intdelay_t_1_19] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1780"> 1780   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1781"> 1781   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1782"> 1782   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1783"> 1783   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1784"> 1784   </a>          <span class="KW">for</span>(intdelay_t_1_19 = 32'sd0; intdelay_t_1_19 &lt;= 32'sd2; intdelay_t_1_19 = intdelay_t_1_19 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1785"> 1785   </a>            intdelay_reg_23[intdelay_t_1_19] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1786"> 1786   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1787"> 1787   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1788"> 1788   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1789"> 1789   </a>          <span class="KW">for</span>(intdelay_t_0_1_19 = 32'sd0; intdelay_t_0_1_19 &lt;= 32'sd2; intdelay_t_0_1_19 = intdelay_t_0_1_19 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1790"> 1790   </a>            intdelay_reg_23[intdelay_t_0_1_19] &lt;= intdelay_reg_next_20[intdelay_t_0_1_19];
</span><span><a class="LN" name="1791"> 1791   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1792"> 1792   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1793"> 1793   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1794"> 1794   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1795"> 1795   </a>
</span><span><a class="LN" name="1796"> 1796   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1797"> 1797   </a>    din_3_6_re_dly = intdelay_reg_23[2];
</span><span><a class="LN" name="1798"> 1798   </a>    intdelay_reg_next_20[0] = dout_2_6_re;
</span><span><a class="LN" name="1799"> 1799   </a>
</span><span><a class="LN" name="1800"> 1800   </a>    <span class="KW">for</span>(intdelay_t_0_020 = 32'sd0; intdelay_t_0_020 &lt;= 32'sd1; intdelay_t_0_020 = intdelay_t_0_020 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1801"> 1801   </a>      intdelay_reg_next_20[intdelay_t_0_020 + 32'sd1] = intdelay_reg_23[intdelay_t_0_020];
</span><span><a class="LN" name="1802"> 1802   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1803"> 1803   </a>
</span><span><a class="LN" name="1804"> 1804   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1805"> 1805   </a>
</span><span><a class="LN" name="1806"> 1806   </a>
</span><span><a class="LN" name="1807"> 1807   </a>
</span><span><a class="LN" name="1808"> 1808   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1809"> 1809   </a>    <span class="KW">begin</span> : intdelay_24_process
</span><span><a class="LN" name="1810"> 1810   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1811"> 1811   </a>        <span class="KW">for</span>(intdelay_t_1_20 = 32'sd0; intdelay_t_1_20 &lt;= 32'sd2; intdelay_t_1_20 = intdelay_t_1_20 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1812"> 1812   </a>          intdelay_reg_24[intdelay_t_1_20] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1813"> 1813   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1814"> 1814   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1815"> 1815   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1816"> 1816   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1817"> 1817   </a>          <span class="KW">for</span>(intdelay_t_1_20 = 32'sd0; intdelay_t_1_20 &lt;= 32'sd2; intdelay_t_1_20 = intdelay_t_1_20 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1818"> 1818   </a>            intdelay_reg_24[intdelay_t_1_20] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1819"> 1819   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1820"> 1820   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1821"> 1821   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1822"> 1822   </a>          <span class="KW">for</span>(intdelay_t_0_1_20 = 32'sd0; intdelay_t_0_1_20 &lt;= 32'sd2; intdelay_t_0_1_20 = intdelay_t_0_1_20 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1823"> 1823   </a>            intdelay_reg_24[intdelay_t_0_1_20] &lt;= intdelay_reg_next_21[intdelay_t_0_1_20];
</span><span><a class="LN" name="1824"> 1824   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1825"> 1825   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1826"> 1826   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1827"> 1827   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1828"> 1828   </a>
</span><span><a class="LN" name="1829"> 1829   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1830"> 1830   </a>    din_3_6_im_dly = intdelay_reg_24[2];
</span><span><a class="LN" name="1831"> 1831   </a>    intdelay_reg_next_21[0] = dout_2_6_im;
</span><span><a class="LN" name="1832"> 1832   </a>
</span><span><a class="LN" name="1833"> 1833   </a>    <span class="KW">for</span>(intdelay_t_0_021 = 32'sd0; intdelay_t_0_021 &lt;= 32'sd1; intdelay_t_0_021 = intdelay_t_0_021 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1834"> 1834   </a>      intdelay_reg_next_21[intdelay_t_0_021 + 32'sd1] = intdelay_reg_24[intdelay_t_0_021];
</span><span><a class="LN" name="1835"> 1835   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1836"> 1836   </a>
</span><span><a class="LN" name="1837"> 1837   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1838"> 1838   </a>
</span><span><a class="LN" name="1839"> 1839   </a>
</span><span><a class="LN" name="1840"> 1840   </a>
</span><span><a class="LN" name="1841"> 1841   </a>  TWDLROM_3_6 u_twdlROM_3_6 (.clk(clk),
</span><span><a class="LN" name="1842"> 1842   </a>                             .reset(reset),
</span><span><a class="LN" name="1843"> 1843   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="1844"> 1844   </a>                             .twdl_3_6_re(twdl_3_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1845"> 1845   </a>                             .twdl_3_6_im(twdl_3_6_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1846"> 1846   </a>                             );
</span><span><a class="LN" name="1847"> 1847   </a>
</span><span><a class="LN" name="1848"> 1848   </a>  RADIX22FFT_SDF1_3_block4 u_SDF1_3_6 (.clk(clk),
</span><span><a class="LN" name="1849"> 1849   </a>                                       .reset(reset),
</span><span><a class="LN" name="1850"> 1850   </a>                                       .din_3_6_re_dly(din_3_6_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1851"> 1851   </a>                                       .din_3_6_im_dly(din_3_6_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="1852"> 1852   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="1853"> 1853   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="1854"> 1854   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="1855"> 1855   </a>                                       .twdl_3_6_re(twdl_3_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1856"> 1856   </a>                                       .twdl_3_6_im(twdl_3_6_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1857"> 1857   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="1858"> 1858   </a>                                       .dout_3_6_re(dout_3_6_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1859"> 1859   </a>                                       .dout_3_6_im(dout_3_6_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1860"> 1860   </a>                                       );
</span><span><a class="LN" name="1861"> 1861   </a>
</span><span><a class="LN" name="1862"> 1862   </a>  RADIX22FFT_SDF2_4_block4 u_SDF2_4_6 (.clk(clk),
</span><span><a class="LN" name="1863"> 1863   </a>                                       .reset(reset),
</span><span><a class="LN" name="1864"> 1864   </a>                                       .dout_3_6_re(dout_3_6_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1865"> 1865   </a>                                       .dout_3_6_im(dout_3_6_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="1866"> 1866   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="1867"> 1867   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="1868"> 1868   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="1869"> 1869   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="1870"> 1870   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="1871"> 1871   </a>                                       .dout_4_6_re(dout_4_6_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1872"> 1872   </a>                                       .dout_4_6_im(dout_4_6_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1873"> 1873   </a>                                       );
</span><span><a class="LN" name="1874"> 1874   </a>
</span><span><a class="LN" name="1875"> 1875   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1876"> 1876   </a>    <span class="KW">begin</span> : intdelay_25_process
</span><span><a class="LN" name="1877"> 1877   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1878"> 1878   </a>        <span class="KW">for</span>(intdelay_t_1_21 = 32'sd0; intdelay_t_1_21 &lt;= 32'sd2; intdelay_t_1_21 = intdelay_t_1_21 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1879"> 1879   </a>          intdelay_reg_25[intdelay_t_1_21] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1880"> 1880   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1881"> 1881   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1882"> 1882   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1883"> 1883   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1884"> 1884   </a>          <span class="KW">for</span>(intdelay_t_1_21 = 32'sd0; intdelay_t_1_21 &lt;= 32'sd2; intdelay_t_1_21 = intdelay_t_1_21 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1885"> 1885   </a>            intdelay_reg_25[intdelay_t_1_21] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1886"> 1886   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1887"> 1887   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1888"> 1888   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1889"> 1889   </a>          <span class="KW">for</span>(intdelay_t_0_1_21 = 32'sd0; intdelay_t_0_1_21 &lt;= 32'sd2; intdelay_t_0_1_21 = intdelay_t_0_1_21 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1890"> 1890   </a>            intdelay_reg_25[intdelay_t_0_1_21] &lt;= intdelay_reg_next_22[intdelay_t_0_1_21];
</span><span><a class="LN" name="1891"> 1891   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1892"> 1892   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1893"> 1893   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1894"> 1894   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1895"> 1895   </a>
</span><span><a class="LN" name="1896"> 1896   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1897"> 1897   </a>    din_5_6_re_dly = intdelay_reg_25[2];
</span><span><a class="LN" name="1898"> 1898   </a>    intdelay_reg_next_22[0] = dout_4_6_re;
</span><span><a class="LN" name="1899"> 1899   </a>
</span><span><a class="LN" name="1900"> 1900   </a>    <span class="KW">for</span>(intdelay_t_0_022 = 32'sd0; intdelay_t_0_022 &lt;= 32'sd1; intdelay_t_0_022 = intdelay_t_0_022 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1901"> 1901   </a>      intdelay_reg_next_22[intdelay_t_0_022 + 32'sd1] = intdelay_reg_25[intdelay_t_0_022];
</span><span><a class="LN" name="1902"> 1902   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1903"> 1903   </a>
</span><span><a class="LN" name="1904"> 1904   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1905"> 1905   </a>
</span><span><a class="LN" name="1906"> 1906   </a>
</span><span><a class="LN" name="1907"> 1907   </a>
</span><span><a class="LN" name="1908"> 1908   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="1909"> 1909   </a>    <span class="KW">begin</span> : intdelay_26_process
</span><span><a class="LN" name="1910"> 1910   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1911"> 1911   </a>        <span class="KW">for</span>(intdelay_t_1_22 = 32'sd0; intdelay_t_1_22 &lt;= 32'sd2; intdelay_t_1_22 = intdelay_t_1_22 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1912"> 1912   </a>          intdelay_reg_26[intdelay_t_1_22] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1913"> 1913   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1914"> 1914   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1915"> 1915   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1916"> 1916   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1917"> 1917   </a>          <span class="KW">for</span>(intdelay_t_1_22 = 32'sd0; intdelay_t_1_22 &lt;= 32'sd2; intdelay_t_1_22 = intdelay_t_1_22 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1918"> 1918   </a>            intdelay_reg_26[intdelay_t_1_22] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="1919"> 1919   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1920"> 1920   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1921"> 1921   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1922"> 1922   </a>          <span class="KW">for</span>(intdelay_t_0_1_22 = 32'sd0; intdelay_t_0_1_22 &lt;= 32'sd2; intdelay_t_0_1_22 = intdelay_t_0_1_22 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1923"> 1923   </a>            intdelay_reg_26[intdelay_t_0_1_22] &lt;= intdelay_reg_next_23[intdelay_t_0_1_22];
</span><span><a class="LN" name="1924"> 1924   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1925"> 1925   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1926"> 1926   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1927"> 1927   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1928"> 1928   </a>
</span><span><a class="LN" name="1929"> 1929   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1930"> 1930   </a>    din_5_6_im_dly = intdelay_reg_26[2];
</span><span><a class="LN" name="1931"> 1931   </a>    intdelay_reg_next_23[0] = dout_4_6_im;
</span><span><a class="LN" name="1932"> 1932   </a>
</span><span><a class="LN" name="1933"> 1933   </a>    <span class="KW">for</span>(intdelay_t_0_023 = 32'sd0; intdelay_t_0_023 &lt;= 32'sd1; intdelay_t_0_023 = intdelay_t_0_023 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1934"> 1934   </a>      intdelay_reg_next_23[intdelay_t_0_023 + 32'sd1] = intdelay_reg_26[intdelay_t_0_023];
</span><span><a class="LN" name="1935"> 1935   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1936"> 1936   </a>
</span><span><a class="LN" name="1937"> 1937   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1938"> 1938   </a>
</span><span><a class="LN" name="1939"> 1939   </a>
</span><span><a class="LN" name="1940"> 1940   </a>
</span><span><a class="LN" name="1941"> 1941   </a>  TWDLROM_5_6 u_twdlROM_5_6 (.clk(clk),
</span><span><a class="LN" name="1942"> 1942   </a>                             .reset(reset),
</span><span><a class="LN" name="1943"> 1943   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="1944"> 1944   </a>                             .twdl_5_6_re(twdl_5_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1945"> 1945   </a>                             .twdl_5_6_im(twdl_5_6_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1946"> 1946   </a>                             );
</span><span><a class="LN" name="1947"> 1947   </a>
</span><span><a class="LN" name="1948"> 1948   </a>  RADIX22FFT_SDF1_5_block4 u_SDF1_5_6 (.clk(clk),
</span><span><a class="LN" name="1949"> 1949   </a>                                       .reset(reset),
</span><span><a class="LN" name="1950"> 1950   </a>                                       .din_5_6_re_dly(din_5_6_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1951"> 1951   </a>                                       .din_5_6_im_dly(din_5_6_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="1952"> 1952   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="1953"> 1953   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1954"> 1954   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="1955"> 1955   </a>                                       .twdl_5_6_re(twdl_5_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1956"> 1956   </a>                                       .twdl_5_6_im(twdl_5_6_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1957"> 1957   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="1958"> 1958   </a>                                       .dout_5_6_re(dout_5_6_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1959"> 1959   </a>                                       .dout_5_6_im(dout_5_6_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1960"> 1960   </a>                                       );
</span><span><a class="LN" name="1961"> 1961   </a>
</span><span><a class="LN" name="1962"> 1962   </a>  RADIX22FFT_SDF2_6_block4 u_SDF2_6_6 (.clk(clk),
</span><span><a class="LN" name="1963"> 1963   </a>                                       .reset(reset),
</span><span><a class="LN" name="1964"> 1964   </a>                                       .dout_5_6_re(dout_5_6_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1965"> 1965   </a>                                       .dout_5_6_im(dout_5_6_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="1966"> 1966   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="1967"> 1967   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="1968"> 1968   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="1969"> 1969   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="1970"> 1970   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="1971"> 1971   </a>                                       .dout_6_6_re(dout_6_6_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1972"> 1972   </a>                                       .dout_6_6_im(dout_6_6_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1973"> 1973   </a>                                       );
</span><span><a class="LN" name="1974"> 1974   </a>
</span><span><a class="LN" name="1975"> 1975   </a>  TWDLROM_7_5 u_twdlROM_7_5 (.clk(clk),
</span><span><a class="LN" name="1976"> 1976   </a>                             .reset(reset),
</span><span><a class="LN" name="1977"> 1977   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1978"> 1978   </a>                             .twdl_7_5_re(twdl_7_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1979"> 1979   </a>                             .twdl_7_5_im(twdl_7_5_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1980"> 1980   </a>                             );
</span><span><a class="LN" name="1981"> 1981   </a>
</span><span><a class="LN" name="1982"> 1982   </a>  TWDLROM_7_6 u_twdlROM_7_6 (.clk(clk),
</span><span><a class="LN" name="1983"> 1983   </a>                             .reset(reset),
</span><span><a class="LN" name="1984"> 1984   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1985"> 1985   </a>                             .twdl_7_6_re(twdl_7_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1986"> 1986   </a>                             .twdl_7_6_im(twdl_7_6_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1987"> 1987   </a>                             );
</span><span><a class="LN" name="1988"> 1988   </a>
</span><span><a class="LN" name="1989"> 1989   </a>  TWDLMULT_SDNF1_7_block1 u_TWDLMULT_SDNF1_7_5 (.clk(clk),
</span><span><a class="LN" name="1990"> 1990   </a>                                                .reset(reset),
</span><span><a class="LN" name="1991"> 1991   </a>                                                .dout_6_5_re(dout_6_5_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1992"> 1992   </a>                                                .dout_6_5_im(dout_6_5_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1993"> 1993   </a>                                                .dout_6_6_re(dout_6_6_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1994"> 1994   </a>                                                .dout_6_6_im(dout_6_6_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="1995"> 1995   </a>                                                .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="1996"> 1996   </a>                                                .twdl_7_5_re(twdl_7_5_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1997"> 1997   </a>                                                .twdl_7_5_im(twdl_7_5_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1998"> 1998   </a>                                                .twdl_7_6_re(twdl_7_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="1999"> 1999   </a>                                                .twdl_7_6_im(twdl_7_6_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2000"> 2000   </a>                                                .twdlXdin_5_re(twdlXdin_5_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2001"> 2001   </a>                                                .twdlXdin_5_im(twdlXdin_5_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2002"> 2002   </a>                                                .twdlXdin_6_re(twdlXdin_6_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2003"> 2003   </a>                                                .twdlXdin_6_im(twdlXdin_6_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2004"> 2004   </a>                                                );
</span><span><a class="LN" name="2005"> 2005   </a>
</span><span><a class="LN" name="2006"> 2006   </a>  RADIX22FFT_SDNF1_7 u_SDNF1_7_1 (.clk(clk),
</span><span><a class="LN" name="2007"> 2007   </a>                                  .reset(reset),
</span><span><a class="LN" name="2008"> 2008   </a>                                  .twdlXdin_1_re(twdlXdin_1_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2009"> 2009   </a>                                  .twdlXdin_1_im(twdlXdin_1_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2010"> 2010   </a>                                  .twdlXdin_5_re(twdlXdin_5_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2011"> 2011   </a>                                  .twdlXdin_5_im(twdlXdin_5_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2012"> 2012   </a>                                  .twdlXdin_1_vld(twdlXdin_1_vld),
</span><span><a class="LN" name="2013"> 2013   </a>                                  .dout_1_re(dout_1_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2014"> 2014   </a>                                  .dout_1_im(dout_1_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2015"> 2015   </a>                                  .dout_2_re(dout_2_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2016"> 2016   </a>                                  .dout_2_im(dout_2_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2017"> 2017   </a>                                  .dout_1_vld(dout_1_vld)
</span><span><a class="LN" name="2018"> 2018   </a>                                  );
</span><span><a class="LN" name="2019"> 2019   </a>
</span><span><a class="LN" name="2020"> 2020   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2021"> 2021   </a>    <span class="KW">begin</span> : intdelay_27_process
</span><span><a class="LN" name="2022"> 2022   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2023"> 2023   </a>        <span class="KW">for</span>(intdelay_t_1_23 = 32'sd0; intdelay_t_1_23 &lt;= 32'sd2; intdelay_t_1_23 = intdelay_t_1_23 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2024"> 2024   </a>          intdelay_reg_27[intdelay_t_1_23] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2025"> 2025   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2026"> 2026   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2027"> 2027   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2028"> 2028   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2029"> 2029   </a>          <span class="KW">for</span>(intdelay_t_1_23 = 32'sd0; intdelay_t_1_23 &lt;= 32'sd2; intdelay_t_1_23 = intdelay_t_1_23 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2030"> 2030   </a>            intdelay_reg_27[intdelay_t_1_23] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2031"> 2031   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2032"> 2032   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2033"> 2033   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2034"> 2034   </a>          <span class="KW">for</span>(intdelay_t_0_1_23 = 32'sd0; intdelay_t_0_1_23 &lt;= 32'sd2; intdelay_t_0_1_23 = intdelay_t_0_1_23 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2035"> 2035   </a>            intdelay_reg_27[intdelay_t_0_1_23] &lt;= intdelay_reg_next_24[intdelay_t_0_1_23];
</span><span><a class="LN" name="2036"> 2036   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2037"> 2037   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2038"> 2038   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2039"> 2039   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2040"> 2040   </a>
</span><span><a class="LN" name="2041"> 2041   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2042"> 2042   </a>    din_1_3_re_dly = intdelay_reg_27[2];
</span><span><a class="LN" name="2043"> 2043   </a>    intdelay_reg_next_24[0] = dataIn_re_2;
</span><span><a class="LN" name="2044"> 2044   </a>
</span><span><a class="LN" name="2045"> 2045   </a>    <span class="KW">for</span>(intdelay_t_0_024 = 32'sd0; intdelay_t_0_024 &lt;= 32'sd1; intdelay_t_0_024 = intdelay_t_0_024 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2046"> 2046   </a>      intdelay_reg_next_24[intdelay_t_0_024 + 32'sd1] = intdelay_reg_27[intdelay_t_0_024];
</span><span><a class="LN" name="2047"> 2047   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2048"> 2048   </a>
</span><span><a class="LN" name="2049"> 2049   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2050"> 2050   </a>
</span><span><a class="LN" name="2051"> 2051   </a>
</span><span><a class="LN" name="2052"> 2052   </a>
</span><span><a class="LN" name="2053"> 2053   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2054"> 2054   </a>    <span class="KW">begin</span> : intdelay_28_process
</span><span><a class="LN" name="2055"> 2055   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2056"> 2056   </a>        <span class="KW">for</span>(intdelay_t_1_24 = 32'sd0; intdelay_t_1_24 &lt;= 32'sd2; intdelay_t_1_24 = intdelay_t_1_24 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2057"> 2057   </a>          intdelay_reg_28[intdelay_t_1_24] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2058"> 2058   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2059"> 2059   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2060"> 2060   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2061"> 2061   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2062"> 2062   </a>          <span class="KW">for</span>(intdelay_t_1_24 = 32'sd0; intdelay_t_1_24 &lt;= 32'sd2; intdelay_t_1_24 = intdelay_t_1_24 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2063"> 2063   </a>            intdelay_reg_28[intdelay_t_1_24] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2064"> 2064   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2065"> 2065   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2066"> 2066   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2067"> 2067   </a>          <span class="KW">for</span>(intdelay_t_0_1_24 = 32'sd0; intdelay_t_0_1_24 &lt;= 32'sd2; intdelay_t_0_1_24 = intdelay_t_0_1_24 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2068"> 2068   </a>            intdelay_reg_28[intdelay_t_0_1_24] &lt;= intdelay_reg_next_25[intdelay_t_0_1_24];
</span><span><a class="LN" name="2069"> 2069   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2070"> 2070   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2071"> 2071   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2072"> 2072   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2073"> 2073   </a>
</span><span><a class="LN" name="2074"> 2074   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2075"> 2075   </a>    din_1_3_im_dly = intdelay_reg_28[2];
</span><span><a class="LN" name="2076"> 2076   </a>    intdelay_reg_next_25[0] = dataIn_im_2;
</span><span><a class="LN" name="2077"> 2077   </a>
</span><span><a class="LN" name="2078"> 2078   </a>    <span class="KW">for</span>(intdelay_t_0_025 = 32'sd0; intdelay_t_0_025 &lt;= 32'sd1; intdelay_t_0_025 = intdelay_t_0_025 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2079"> 2079   </a>      intdelay_reg_next_25[intdelay_t_0_025 + 32'sd1] = intdelay_reg_28[intdelay_t_0_025];
</span><span><a class="LN" name="2080"> 2080   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2081"> 2081   </a>
</span><span><a class="LN" name="2082"> 2082   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2083"> 2083   </a>
</span><span><a class="LN" name="2084"> 2084   </a>
</span><span><a class="LN" name="2085"> 2085   </a>
</span><span><a class="LN" name="2086"> 2086   </a>  RADIX22FFT_SDF1_1_block1 u_SDF1_1_3 (.clk(clk),
</span><span><a class="LN" name="2087"> 2087   </a>                                       .reset(reset),
</span><span><a class="LN" name="2088"> 2088   </a>                                       .din_1_3_re_dly(din_1_3_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2089"> 2089   </a>                                       .din_1_3_im_dly(din_1_3_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2090"> 2090   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="2091"> 2091   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="2092"> 2092   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="2093"> 2093   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="2094"> 2094   </a>                                       .dout_1_3_re(dout_1_3_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2095"> 2095   </a>                                       .dout_1_3_im(dout_1_3_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2096"> 2096   </a>                                       );
</span><span><a class="LN" name="2097"> 2097   </a>
</span><span><a class="LN" name="2098"> 2098   </a>  RADIX22FFT_SDF2_2_block1 u_SDF2_2_3 (.clk(clk),
</span><span><a class="LN" name="2099"> 2099   </a>                                       .reset(reset),
</span><span><a class="LN" name="2100"> 2100   </a>                                       .dout_1_3_re(dout_1_3_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2101"> 2101   </a>                                       .dout_1_3_im(dout_1_3_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2102"> 2102   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="2103"> 2103   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="2104"> 2104   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="2105"> 2105   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="2106"> 2106   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="2107"> 2107   </a>                                       .dout_2_3_re(dout_2_3_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2108"> 2108   </a>                                       .dout_2_3_im(dout_2_3_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2109"> 2109   </a>                                       );
</span><span><a class="LN" name="2110"> 2110   </a>
</span><span><a class="LN" name="2111"> 2111   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2112"> 2112   </a>    <span class="KW">begin</span> : intdelay_29_process
</span><span><a class="LN" name="2113"> 2113   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2114"> 2114   </a>        <span class="KW">for</span>(intdelay_t_1_25 = 32'sd0; intdelay_t_1_25 &lt;= 32'sd2; intdelay_t_1_25 = intdelay_t_1_25 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2115"> 2115   </a>          intdelay_reg_29[intdelay_t_1_25] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2116"> 2116   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2117"> 2117   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2118"> 2118   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2119"> 2119   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2120"> 2120   </a>          <span class="KW">for</span>(intdelay_t_1_25 = 32'sd0; intdelay_t_1_25 &lt;= 32'sd2; intdelay_t_1_25 = intdelay_t_1_25 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2121"> 2121   </a>            intdelay_reg_29[intdelay_t_1_25] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2122"> 2122   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2123"> 2123   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2124"> 2124   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2125"> 2125   </a>          <span class="KW">for</span>(intdelay_t_0_1_25 = 32'sd0; intdelay_t_0_1_25 &lt;= 32'sd2; intdelay_t_0_1_25 = intdelay_t_0_1_25 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2126"> 2126   </a>            intdelay_reg_29[intdelay_t_0_1_25] &lt;= intdelay_reg_next_26[intdelay_t_0_1_25];
</span><span><a class="LN" name="2127"> 2127   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2128"> 2128   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2129"> 2129   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2130"> 2130   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2131"> 2131   </a>
</span><span><a class="LN" name="2132"> 2132   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2133"> 2133   </a>    din_3_3_re_dly = intdelay_reg_29[2];
</span><span><a class="LN" name="2134"> 2134   </a>    intdelay_reg_next_26[0] = dout_2_3_re;
</span><span><a class="LN" name="2135"> 2135   </a>
</span><span><a class="LN" name="2136"> 2136   </a>    <span class="KW">for</span>(intdelay_t_0_026 = 32'sd0; intdelay_t_0_026 &lt;= 32'sd1; intdelay_t_0_026 = intdelay_t_0_026 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2137"> 2137   </a>      intdelay_reg_next_26[intdelay_t_0_026 + 32'sd1] = intdelay_reg_29[intdelay_t_0_026];
</span><span><a class="LN" name="2138"> 2138   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2139"> 2139   </a>
</span><span><a class="LN" name="2140"> 2140   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2141"> 2141   </a>
</span><span><a class="LN" name="2142"> 2142   </a>
</span><span><a class="LN" name="2143"> 2143   </a>
</span><span><a class="LN" name="2144"> 2144   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2145"> 2145   </a>    <span class="KW">begin</span> : intdelay_30_process
</span><span><a class="LN" name="2146"> 2146   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2147"> 2147   </a>        <span class="KW">for</span>(intdelay_t_1_26 = 32'sd0; intdelay_t_1_26 &lt;= 32'sd2; intdelay_t_1_26 = intdelay_t_1_26 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2148"> 2148   </a>          intdelay_reg_30[intdelay_t_1_26] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2149"> 2149   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2150"> 2150   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2151"> 2151   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2152"> 2152   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2153"> 2153   </a>          <span class="KW">for</span>(intdelay_t_1_26 = 32'sd0; intdelay_t_1_26 &lt;= 32'sd2; intdelay_t_1_26 = intdelay_t_1_26 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2154"> 2154   </a>            intdelay_reg_30[intdelay_t_1_26] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2155"> 2155   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2156"> 2156   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2157"> 2157   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2158"> 2158   </a>          <span class="KW">for</span>(intdelay_t_0_1_26 = 32'sd0; intdelay_t_0_1_26 &lt;= 32'sd2; intdelay_t_0_1_26 = intdelay_t_0_1_26 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2159"> 2159   </a>            intdelay_reg_30[intdelay_t_0_1_26] &lt;= intdelay_reg_next_27[intdelay_t_0_1_26];
</span><span><a class="LN" name="2160"> 2160   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2161"> 2161   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2162"> 2162   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2163"> 2163   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2164"> 2164   </a>
</span><span><a class="LN" name="2165"> 2165   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2166"> 2166   </a>    din_3_3_im_dly = intdelay_reg_30[2];
</span><span><a class="LN" name="2167"> 2167   </a>    intdelay_reg_next_27[0] = dout_2_3_im;
</span><span><a class="LN" name="2168"> 2168   </a>
</span><span><a class="LN" name="2169"> 2169   </a>    <span class="KW">for</span>(intdelay_t_0_027 = 32'sd0; intdelay_t_0_027 &lt;= 32'sd1; intdelay_t_0_027 = intdelay_t_0_027 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2170"> 2170   </a>      intdelay_reg_next_27[intdelay_t_0_027 + 32'sd1] = intdelay_reg_30[intdelay_t_0_027];
</span><span><a class="LN" name="2171"> 2171   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2172"> 2172   </a>
</span><span><a class="LN" name="2173"> 2173   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2174"> 2174   </a>
</span><span><a class="LN" name="2175"> 2175   </a>
</span><span><a class="LN" name="2176"> 2176   </a>
</span><span><a class="LN" name="2177"> 2177   </a>  TWDLROM_3_3 u_twdlROM_3_3 (.clk(clk),
</span><span><a class="LN" name="2178"> 2178   </a>                             .reset(reset),
</span><span><a class="LN" name="2179"> 2179   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="2180"> 2180   </a>                             .twdl_3_3_re(twdl_3_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2181"> 2181   </a>                             .twdl_3_3_im(twdl_3_3_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2182"> 2182   </a>                             );
</span><span><a class="LN" name="2183"> 2183   </a>
</span><span><a class="LN" name="2184"> 2184   </a>  RADIX22FFT_SDF1_3_block1 u_SDF1_3_3 (.clk(clk),
</span><span><a class="LN" name="2185"> 2185   </a>                                       .reset(reset),
</span><span><a class="LN" name="2186"> 2186   </a>                                       .din_3_3_re_dly(din_3_3_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2187"> 2187   </a>                                       .din_3_3_im_dly(din_3_3_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2188"> 2188   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="2189"> 2189   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="2190"> 2190   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="2191"> 2191   </a>                                       .twdl_3_3_re(twdl_3_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2192"> 2192   </a>                                       .twdl_3_3_im(twdl_3_3_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2193"> 2193   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="2194"> 2194   </a>                                       .dout_3_3_re(dout_3_3_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2195"> 2195   </a>                                       .dout_3_3_im(dout_3_3_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2196"> 2196   </a>                                       );
</span><span><a class="LN" name="2197"> 2197   </a>
</span><span><a class="LN" name="2198"> 2198   </a>  RADIX22FFT_SDF2_4_block1 u_SDF2_4_3 (.clk(clk),
</span><span><a class="LN" name="2199"> 2199   </a>                                       .reset(reset),
</span><span><a class="LN" name="2200"> 2200   </a>                                       .dout_3_3_re(dout_3_3_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2201"> 2201   </a>                                       .dout_3_3_im(dout_3_3_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2202"> 2202   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="2203"> 2203   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="2204"> 2204   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="2205"> 2205   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="2206"> 2206   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="2207"> 2207   </a>                                       .dout_4_3_re(dout_4_3_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2208"> 2208   </a>                                       .dout_4_3_im(dout_4_3_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2209"> 2209   </a>                                       );
</span><span><a class="LN" name="2210"> 2210   </a>
</span><span><a class="LN" name="2211"> 2211   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2212"> 2212   </a>    <span class="KW">begin</span> : intdelay_31_process
</span><span><a class="LN" name="2213"> 2213   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2214"> 2214   </a>        <span class="KW">for</span>(intdelay_t_1_27 = 32'sd0; intdelay_t_1_27 &lt;= 32'sd2; intdelay_t_1_27 = intdelay_t_1_27 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2215"> 2215   </a>          intdelay_reg_31[intdelay_t_1_27] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2216"> 2216   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2217"> 2217   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2218"> 2218   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2219"> 2219   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2220"> 2220   </a>          <span class="KW">for</span>(intdelay_t_1_27 = 32'sd0; intdelay_t_1_27 &lt;= 32'sd2; intdelay_t_1_27 = intdelay_t_1_27 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2221"> 2221   </a>            intdelay_reg_31[intdelay_t_1_27] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2222"> 2222   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2223"> 2223   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2224"> 2224   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2225"> 2225   </a>          <span class="KW">for</span>(intdelay_t_0_1_27 = 32'sd0; intdelay_t_0_1_27 &lt;= 32'sd2; intdelay_t_0_1_27 = intdelay_t_0_1_27 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2226"> 2226   </a>            intdelay_reg_31[intdelay_t_0_1_27] &lt;= intdelay_reg_next_28[intdelay_t_0_1_27];
</span><span><a class="LN" name="2227"> 2227   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2228"> 2228   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2229"> 2229   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2230"> 2230   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2231"> 2231   </a>
</span><span><a class="LN" name="2232"> 2232   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2233"> 2233   </a>    din_5_3_re_dly = intdelay_reg_31[2];
</span><span><a class="LN" name="2234"> 2234   </a>    intdelay_reg_next_28[0] = dout_4_3_re;
</span><span><a class="LN" name="2235"> 2235   </a>
</span><span><a class="LN" name="2236"> 2236   </a>    <span class="KW">for</span>(intdelay_t_0_028 = 32'sd0; intdelay_t_0_028 &lt;= 32'sd1; intdelay_t_0_028 = intdelay_t_0_028 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2237"> 2237   </a>      intdelay_reg_next_28[intdelay_t_0_028 + 32'sd1] = intdelay_reg_31[intdelay_t_0_028];
</span><span><a class="LN" name="2238"> 2238   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2239"> 2239   </a>
</span><span><a class="LN" name="2240"> 2240   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2241"> 2241   </a>
</span><span><a class="LN" name="2242"> 2242   </a>
</span><span><a class="LN" name="2243"> 2243   </a>
</span><span><a class="LN" name="2244"> 2244   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2245"> 2245   </a>    <span class="KW">begin</span> : intdelay_32_process
</span><span><a class="LN" name="2246"> 2246   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2247"> 2247   </a>        <span class="KW">for</span>(intdelay_t_1_28 = 32'sd0; intdelay_t_1_28 &lt;= 32'sd2; intdelay_t_1_28 = intdelay_t_1_28 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2248"> 2248   </a>          intdelay_reg_32[intdelay_t_1_28] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2249"> 2249   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2250"> 2250   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2251"> 2251   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2252"> 2252   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2253"> 2253   </a>          <span class="KW">for</span>(intdelay_t_1_28 = 32'sd0; intdelay_t_1_28 &lt;= 32'sd2; intdelay_t_1_28 = intdelay_t_1_28 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2254"> 2254   </a>            intdelay_reg_32[intdelay_t_1_28] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2255"> 2255   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2256"> 2256   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2257"> 2257   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2258"> 2258   </a>          <span class="KW">for</span>(intdelay_t_0_1_28 = 32'sd0; intdelay_t_0_1_28 &lt;= 32'sd2; intdelay_t_0_1_28 = intdelay_t_0_1_28 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2259"> 2259   </a>            intdelay_reg_32[intdelay_t_0_1_28] &lt;= intdelay_reg_next_29[intdelay_t_0_1_28];
</span><span><a class="LN" name="2260"> 2260   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2261"> 2261   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2262"> 2262   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2263"> 2263   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2264"> 2264   </a>
</span><span><a class="LN" name="2265"> 2265   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2266"> 2266   </a>    din_5_3_im_dly = intdelay_reg_32[2];
</span><span><a class="LN" name="2267"> 2267   </a>    intdelay_reg_next_29[0] = dout_4_3_im;
</span><span><a class="LN" name="2268"> 2268   </a>
</span><span><a class="LN" name="2269"> 2269   </a>    <span class="KW">for</span>(intdelay_t_0_029 = 32'sd0; intdelay_t_0_029 &lt;= 32'sd1; intdelay_t_0_029 = intdelay_t_0_029 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2270"> 2270   </a>      intdelay_reg_next_29[intdelay_t_0_029 + 32'sd1] = intdelay_reg_32[intdelay_t_0_029];
</span><span><a class="LN" name="2271"> 2271   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2272"> 2272   </a>
</span><span><a class="LN" name="2273"> 2273   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2274"> 2274   </a>
</span><span><a class="LN" name="2275"> 2275   </a>
</span><span><a class="LN" name="2276"> 2276   </a>
</span><span><a class="LN" name="2277"> 2277   </a>  TWDLROM_5_3 u_twdlROM_5_3 (.clk(clk),
</span><span><a class="LN" name="2278"> 2278   </a>                             .reset(reset),
</span><span><a class="LN" name="2279"> 2279   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="2280"> 2280   </a>                             .twdl_5_3_re(twdl_5_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2281"> 2281   </a>                             .twdl_5_3_im(twdl_5_3_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2282"> 2282   </a>                             );
</span><span><a class="LN" name="2283"> 2283   </a>
</span><span><a class="LN" name="2284"> 2284   </a>  RADIX22FFT_SDF1_5_block1 u_SDF1_5_3 (.clk(clk),
</span><span><a class="LN" name="2285"> 2285   </a>                                       .reset(reset),
</span><span><a class="LN" name="2286"> 2286   </a>                                       .din_5_3_re_dly(din_5_3_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2287"> 2287   </a>                                       .din_5_3_im_dly(din_5_3_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2288"> 2288   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="2289"> 2289   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="2290"> 2290   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="2291"> 2291   </a>                                       .twdl_5_3_re(twdl_5_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2292"> 2292   </a>                                       .twdl_5_3_im(twdl_5_3_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2293"> 2293   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="2294"> 2294   </a>                                       .dout_5_3_re(dout_5_3_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2295"> 2295   </a>                                       .dout_5_3_im(dout_5_3_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2296"> 2296   </a>                                       );
</span><span><a class="LN" name="2297"> 2297   </a>
</span><span><a class="LN" name="2298"> 2298   </a>  RADIX22FFT_SDF2_6_block1 u_SDF2_6_3 (.clk(clk),
</span><span><a class="LN" name="2299"> 2299   </a>                                       .reset(reset),
</span><span><a class="LN" name="2300"> 2300   </a>                                       .dout_5_3_re(dout_5_3_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2301"> 2301   </a>                                       .dout_5_3_im(dout_5_3_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2302"> 2302   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="2303"> 2303   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="2304"> 2304   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="2305"> 2305   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="2306"> 2306   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="2307"> 2307   </a>                                       .dout_6_3_re(dout_6_3_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2308"> 2308   </a>                                       .dout_6_3_im(dout_6_3_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2309"> 2309   </a>                                       );
</span><span><a class="LN" name="2310"> 2310   </a>
</span><span><a class="LN" name="2311"> 2311   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2312"> 2312   </a>    <span class="KW">begin</span> : intdelay_33_process
</span><span><a class="LN" name="2313"> 2313   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2314"> 2314   </a>        <span class="KW">for</span>(intdelay_t_1_29 = 32'sd0; intdelay_t_1_29 &lt;= 32'sd2; intdelay_t_1_29 = intdelay_t_1_29 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2315"> 2315   </a>          intdelay_reg_33[intdelay_t_1_29] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2316"> 2316   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2317"> 2317   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2318"> 2318   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2319"> 2319   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2320"> 2320   </a>          <span class="KW">for</span>(intdelay_t_1_29 = 32'sd0; intdelay_t_1_29 &lt;= 32'sd2; intdelay_t_1_29 = intdelay_t_1_29 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2321"> 2321   </a>            intdelay_reg_33[intdelay_t_1_29] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2322"> 2322   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2323"> 2323   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2324"> 2324   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2325"> 2325   </a>          <span class="KW">for</span>(intdelay_t_0_1_29 = 32'sd0; intdelay_t_0_1_29 &lt;= 32'sd2; intdelay_t_0_1_29 = intdelay_t_0_1_29 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2326"> 2326   </a>            intdelay_reg_33[intdelay_t_0_1_29] &lt;= intdelay_reg_next_30[intdelay_t_0_1_29];
</span><span><a class="LN" name="2327"> 2327   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2328"> 2328   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2329"> 2329   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2330"> 2330   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2331"> 2331   </a>
</span><span><a class="LN" name="2332"> 2332   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2333"> 2333   </a>    din_1_4_re_dly = intdelay_reg_33[2];
</span><span><a class="LN" name="2334"> 2334   </a>    intdelay_reg_next_30[0] = dataIn_re_3;
</span><span><a class="LN" name="2335"> 2335   </a>
</span><span><a class="LN" name="2336"> 2336   </a>    <span class="KW">for</span>(intdelay_t_0_030 = 32'sd0; intdelay_t_0_030 &lt;= 32'sd1; intdelay_t_0_030 = intdelay_t_0_030 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2337"> 2337   </a>      intdelay_reg_next_30[intdelay_t_0_030 + 32'sd1] = intdelay_reg_33[intdelay_t_0_030];
</span><span><a class="LN" name="2338"> 2338   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2339"> 2339   </a>
</span><span><a class="LN" name="2340"> 2340   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2341"> 2341   </a>
</span><span><a class="LN" name="2342"> 2342   </a>
</span><span><a class="LN" name="2343"> 2343   </a>
</span><span><a class="LN" name="2344"> 2344   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2345"> 2345   </a>    <span class="KW">begin</span> : intdelay_34_process
</span><span><a class="LN" name="2346"> 2346   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2347"> 2347   </a>        <span class="KW">for</span>(intdelay_t_1_30 = 32'sd0; intdelay_t_1_30 &lt;= 32'sd2; intdelay_t_1_30 = intdelay_t_1_30 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2348"> 2348   </a>          intdelay_reg_34[intdelay_t_1_30] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2349"> 2349   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2350"> 2350   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2351"> 2351   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2352"> 2352   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2353"> 2353   </a>          <span class="KW">for</span>(intdelay_t_1_30 = 32'sd0; intdelay_t_1_30 &lt;= 32'sd2; intdelay_t_1_30 = intdelay_t_1_30 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2354"> 2354   </a>            intdelay_reg_34[intdelay_t_1_30] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2355"> 2355   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2356"> 2356   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2357"> 2357   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2358"> 2358   </a>          <span class="KW">for</span>(intdelay_t_0_1_30 = 32'sd0; intdelay_t_0_1_30 &lt;= 32'sd2; intdelay_t_0_1_30 = intdelay_t_0_1_30 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2359"> 2359   </a>            intdelay_reg_34[intdelay_t_0_1_30] &lt;= intdelay_reg_next_31[intdelay_t_0_1_30];
</span><span><a class="LN" name="2360"> 2360   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2361"> 2361   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2362"> 2362   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2363"> 2363   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2364"> 2364   </a>
</span><span><a class="LN" name="2365"> 2365   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2366"> 2366   </a>    din_1_4_im_dly = intdelay_reg_34[2];
</span><span><a class="LN" name="2367"> 2367   </a>    intdelay_reg_next_31[0] = dataIn_im_3;
</span><span><a class="LN" name="2368"> 2368   </a>
</span><span><a class="LN" name="2369"> 2369   </a>    <span class="KW">for</span>(intdelay_t_0_031 = 32'sd0; intdelay_t_0_031 &lt;= 32'sd1; intdelay_t_0_031 = intdelay_t_0_031 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2370"> 2370   </a>      intdelay_reg_next_31[intdelay_t_0_031 + 32'sd1] = intdelay_reg_34[intdelay_t_0_031];
</span><span><a class="LN" name="2371"> 2371   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2372"> 2372   </a>
</span><span><a class="LN" name="2373"> 2373   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2374"> 2374   </a>
</span><span><a class="LN" name="2375"> 2375   </a>
</span><span><a class="LN" name="2376"> 2376   </a>
</span><span><a class="LN" name="2377"> 2377   </a>  RADIX22FFT_SDF1_1_block2 u_SDF1_1_4 (.clk(clk),
</span><span><a class="LN" name="2378"> 2378   </a>                                       .reset(reset),
</span><span><a class="LN" name="2379"> 2379   </a>                                       .din_1_4_re_dly(din_1_4_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2380"> 2380   </a>                                       .din_1_4_im_dly(din_1_4_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2381"> 2381   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="2382"> 2382   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="2383"> 2383   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="2384"> 2384   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="2385"> 2385   </a>                                       .dout_1_4_re(dout_1_4_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2386"> 2386   </a>                                       .dout_1_4_im(dout_1_4_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2387"> 2387   </a>                                       );
</span><span><a class="LN" name="2388"> 2388   </a>
</span><span><a class="LN" name="2389"> 2389   </a>  RADIX22FFT_SDF2_2_block2 u_SDF2_2_4 (.clk(clk),
</span><span><a class="LN" name="2390"> 2390   </a>                                       .reset(reset),
</span><span><a class="LN" name="2391"> 2391   </a>                                       .dout_1_4_re(dout_1_4_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2392"> 2392   </a>                                       .dout_1_4_im(dout_1_4_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2393"> 2393   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="2394"> 2394   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="2395"> 2395   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="2396"> 2396   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="2397"> 2397   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="2398"> 2398   </a>                                       .dout_2_4_re(dout_2_4_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2399"> 2399   </a>                                       .dout_2_4_im(dout_2_4_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2400"> 2400   </a>                                       );
</span><span><a class="LN" name="2401"> 2401   </a>
</span><span><a class="LN" name="2402"> 2402   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2403"> 2403   </a>    <span class="KW">begin</span> : intdelay_35_process
</span><span><a class="LN" name="2404"> 2404   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2405"> 2405   </a>        <span class="KW">for</span>(intdelay_t_1_31 = 32'sd0; intdelay_t_1_31 &lt;= 32'sd2; intdelay_t_1_31 = intdelay_t_1_31 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2406"> 2406   </a>          intdelay_reg_35[intdelay_t_1_31] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2407"> 2407   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2408"> 2408   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2409"> 2409   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2410"> 2410   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2411"> 2411   </a>          <span class="KW">for</span>(intdelay_t_1_31 = 32'sd0; intdelay_t_1_31 &lt;= 32'sd2; intdelay_t_1_31 = intdelay_t_1_31 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2412"> 2412   </a>            intdelay_reg_35[intdelay_t_1_31] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2413"> 2413   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2414"> 2414   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2415"> 2415   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2416"> 2416   </a>          <span class="KW">for</span>(intdelay_t_0_1_31 = 32'sd0; intdelay_t_0_1_31 &lt;= 32'sd2; intdelay_t_0_1_31 = intdelay_t_0_1_31 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2417"> 2417   </a>            intdelay_reg_35[intdelay_t_0_1_31] &lt;= intdelay_reg_next_32[intdelay_t_0_1_31];
</span><span><a class="LN" name="2418"> 2418   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2419"> 2419   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2420"> 2420   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2421"> 2421   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2422"> 2422   </a>
</span><span><a class="LN" name="2423"> 2423   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2424"> 2424   </a>    din_3_4_re_dly = intdelay_reg_35[2];
</span><span><a class="LN" name="2425"> 2425   </a>    intdelay_reg_next_32[0] = dout_2_4_re;
</span><span><a class="LN" name="2426"> 2426   </a>
</span><span><a class="LN" name="2427"> 2427   </a>    <span class="KW">for</span>(intdelay_t_0_032 = 32'sd0; intdelay_t_0_032 &lt;= 32'sd1; intdelay_t_0_032 = intdelay_t_0_032 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2428"> 2428   </a>      intdelay_reg_next_32[intdelay_t_0_032 + 32'sd1] = intdelay_reg_35[intdelay_t_0_032];
</span><span><a class="LN" name="2429"> 2429   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2430"> 2430   </a>
</span><span><a class="LN" name="2431"> 2431   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2432"> 2432   </a>
</span><span><a class="LN" name="2433"> 2433   </a>
</span><span><a class="LN" name="2434"> 2434   </a>
</span><span><a class="LN" name="2435"> 2435   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2436"> 2436   </a>    <span class="KW">begin</span> : intdelay_36_process
</span><span><a class="LN" name="2437"> 2437   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2438"> 2438   </a>        <span class="KW">for</span>(intdelay_t_1_32 = 32'sd0; intdelay_t_1_32 &lt;= 32'sd2; intdelay_t_1_32 = intdelay_t_1_32 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2439"> 2439   </a>          intdelay_reg_36[intdelay_t_1_32] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2440"> 2440   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2441"> 2441   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2442"> 2442   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2443"> 2443   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2444"> 2444   </a>          <span class="KW">for</span>(intdelay_t_1_32 = 32'sd0; intdelay_t_1_32 &lt;= 32'sd2; intdelay_t_1_32 = intdelay_t_1_32 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2445"> 2445   </a>            intdelay_reg_36[intdelay_t_1_32] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2446"> 2446   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2447"> 2447   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2448"> 2448   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2449"> 2449   </a>          <span class="KW">for</span>(intdelay_t_0_1_32 = 32'sd0; intdelay_t_0_1_32 &lt;= 32'sd2; intdelay_t_0_1_32 = intdelay_t_0_1_32 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2450"> 2450   </a>            intdelay_reg_36[intdelay_t_0_1_32] &lt;= intdelay_reg_next_33[intdelay_t_0_1_32];
</span><span><a class="LN" name="2451"> 2451   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2452"> 2452   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2453"> 2453   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2454"> 2454   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2455"> 2455   </a>
</span><span><a class="LN" name="2456"> 2456   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2457"> 2457   </a>    din_3_4_im_dly = intdelay_reg_36[2];
</span><span><a class="LN" name="2458"> 2458   </a>    intdelay_reg_next_33[0] = dout_2_4_im;
</span><span><a class="LN" name="2459"> 2459   </a>
</span><span><a class="LN" name="2460"> 2460   </a>    <span class="KW">for</span>(intdelay_t_0_033 = 32'sd0; intdelay_t_0_033 &lt;= 32'sd1; intdelay_t_0_033 = intdelay_t_0_033 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2461"> 2461   </a>      intdelay_reg_next_33[intdelay_t_0_033 + 32'sd1] = intdelay_reg_36[intdelay_t_0_033];
</span><span><a class="LN" name="2462"> 2462   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2463"> 2463   </a>
</span><span><a class="LN" name="2464"> 2464   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2465"> 2465   </a>
</span><span><a class="LN" name="2466"> 2466   </a>
</span><span><a class="LN" name="2467"> 2467   </a>
</span><span><a class="LN" name="2468"> 2468   </a>  TWDLROM_3_4 u_twdlROM_3_4 (.clk(clk),
</span><span><a class="LN" name="2469"> 2469   </a>                             .reset(reset),
</span><span><a class="LN" name="2470"> 2470   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="2471"> 2471   </a>                             .twdl_3_4_re(twdl_3_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2472"> 2472   </a>                             .twdl_3_4_im(twdl_3_4_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2473"> 2473   </a>                             );
</span><span><a class="LN" name="2474"> 2474   </a>
</span><span><a class="LN" name="2475"> 2475   </a>  RADIX22FFT_SDF1_3_block2 u_SDF1_3_4 (.clk(clk),
</span><span><a class="LN" name="2476"> 2476   </a>                                       .reset(reset),
</span><span><a class="LN" name="2477"> 2477   </a>                                       .din_3_4_re_dly(din_3_4_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2478"> 2478   </a>                                       .din_3_4_im_dly(din_3_4_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2479"> 2479   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="2480"> 2480   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="2481"> 2481   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="2482"> 2482   </a>                                       .twdl_3_4_re(twdl_3_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2483"> 2483   </a>                                       .twdl_3_4_im(twdl_3_4_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2484"> 2484   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="2485"> 2485   </a>                                       .dout_3_4_re(dout_3_4_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2486"> 2486   </a>                                       .dout_3_4_im(dout_3_4_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2487"> 2487   </a>                                       );
</span><span><a class="LN" name="2488"> 2488   </a>
</span><span><a class="LN" name="2489"> 2489   </a>  RADIX22FFT_SDF2_4_block2 u_SDF2_4_4 (.clk(clk),
</span><span><a class="LN" name="2490"> 2490   </a>                                       .reset(reset),
</span><span><a class="LN" name="2491"> 2491   </a>                                       .dout_3_4_re(dout_3_4_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2492"> 2492   </a>                                       .dout_3_4_im(dout_3_4_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2493"> 2493   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="2494"> 2494   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="2495"> 2495   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="2496"> 2496   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="2497"> 2497   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="2498"> 2498   </a>                                       .dout_4_4_re(dout_4_4_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2499"> 2499   </a>                                       .dout_4_4_im(dout_4_4_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2500"> 2500   </a>                                       );
</span><span><a class="LN" name="2501"> 2501   </a>
</span><span><a class="LN" name="2502"> 2502   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2503"> 2503   </a>    <span class="KW">begin</span> : intdelay_37_process
</span><span><a class="LN" name="2504"> 2504   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2505"> 2505   </a>        <span class="KW">for</span>(intdelay_t_1_33 = 32'sd0; intdelay_t_1_33 &lt;= 32'sd2; intdelay_t_1_33 = intdelay_t_1_33 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2506"> 2506   </a>          intdelay_reg_37[intdelay_t_1_33] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2507"> 2507   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2508"> 2508   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2509"> 2509   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2510"> 2510   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2511"> 2511   </a>          <span class="KW">for</span>(intdelay_t_1_33 = 32'sd0; intdelay_t_1_33 &lt;= 32'sd2; intdelay_t_1_33 = intdelay_t_1_33 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2512"> 2512   </a>            intdelay_reg_37[intdelay_t_1_33] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2513"> 2513   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2514"> 2514   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2515"> 2515   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2516"> 2516   </a>          <span class="KW">for</span>(intdelay_t_0_1_33 = 32'sd0; intdelay_t_0_1_33 &lt;= 32'sd2; intdelay_t_0_1_33 = intdelay_t_0_1_33 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2517"> 2517   </a>            intdelay_reg_37[intdelay_t_0_1_33] &lt;= intdelay_reg_next_34[intdelay_t_0_1_33];
</span><span><a class="LN" name="2518"> 2518   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2519"> 2519   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2520"> 2520   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2521"> 2521   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2522"> 2522   </a>
</span><span><a class="LN" name="2523"> 2523   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2524"> 2524   </a>    din_5_4_re_dly = intdelay_reg_37[2];
</span><span><a class="LN" name="2525"> 2525   </a>    intdelay_reg_next_34[0] = dout_4_4_re;
</span><span><a class="LN" name="2526"> 2526   </a>
</span><span><a class="LN" name="2527"> 2527   </a>    <span class="KW">for</span>(intdelay_t_0_034 = 32'sd0; intdelay_t_0_034 &lt;= 32'sd1; intdelay_t_0_034 = intdelay_t_0_034 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2528"> 2528   </a>      intdelay_reg_next_34[intdelay_t_0_034 + 32'sd1] = intdelay_reg_37[intdelay_t_0_034];
</span><span><a class="LN" name="2529"> 2529   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2530"> 2530   </a>
</span><span><a class="LN" name="2531"> 2531   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2532"> 2532   </a>
</span><span><a class="LN" name="2533"> 2533   </a>
</span><span><a class="LN" name="2534"> 2534   </a>
</span><span><a class="LN" name="2535"> 2535   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2536"> 2536   </a>    <span class="KW">begin</span> : intdelay_38_process
</span><span><a class="LN" name="2537"> 2537   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2538"> 2538   </a>        <span class="KW">for</span>(intdelay_t_1_34 = 32'sd0; intdelay_t_1_34 &lt;= 32'sd2; intdelay_t_1_34 = intdelay_t_1_34 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2539"> 2539   </a>          intdelay_reg_38[intdelay_t_1_34] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2540"> 2540   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2541"> 2541   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2542"> 2542   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2543"> 2543   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2544"> 2544   </a>          <span class="KW">for</span>(intdelay_t_1_34 = 32'sd0; intdelay_t_1_34 &lt;= 32'sd2; intdelay_t_1_34 = intdelay_t_1_34 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2545"> 2545   </a>            intdelay_reg_38[intdelay_t_1_34] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2546"> 2546   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2547"> 2547   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2548"> 2548   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2549"> 2549   </a>          <span class="KW">for</span>(intdelay_t_0_1_34 = 32'sd0; intdelay_t_0_1_34 &lt;= 32'sd2; intdelay_t_0_1_34 = intdelay_t_0_1_34 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2550"> 2550   </a>            intdelay_reg_38[intdelay_t_0_1_34] &lt;= intdelay_reg_next_35[intdelay_t_0_1_34];
</span><span><a class="LN" name="2551"> 2551   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2552"> 2552   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2553"> 2553   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2554"> 2554   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2555"> 2555   </a>
</span><span><a class="LN" name="2556"> 2556   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2557"> 2557   </a>    din_5_4_im_dly = intdelay_reg_38[2];
</span><span><a class="LN" name="2558"> 2558   </a>    intdelay_reg_next_35[0] = dout_4_4_im;
</span><span><a class="LN" name="2559"> 2559   </a>
</span><span><a class="LN" name="2560"> 2560   </a>    <span class="KW">for</span>(intdelay_t_0_035 = 32'sd0; intdelay_t_0_035 &lt;= 32'sd1; intdelay_t_0_035 = intdelay_t_0_035 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2561"> 2561   </a>      intdelay_reg_next_35[intdelay_t_0_035 + 32'sd1] = intdelay_reg_38[intdelay_t_0_035];
</span><span><a class="LN" name="2562"> 2562   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2563"> 2563   </a>
</span><span><a class="LN" name="2564"> 2564   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2565"> 2565   </a>
</span><span><a class="LN" name="2566"> 2566   </a>
</span><span><a class="LN" name="2567"> 2567   </a>
</span><span><a class="LN" name="2568"> 2568   </a>  TWDLROM_5_4 u_twdlROM_5_4 (.clk(clk),
</span><span><a class="LN" name="2569"> 2569   </a>                             .reset(reset),
</span><span><a class="LN" name="2570"> 2570   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="2571"> 2571   </a>                             .twdl_5_4_re(twdl_5_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2572"> 2572   </a>                             .twdl_5_4_im(twdl_5_4_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2573"> 2573   </a>                             );
</span><span><a class="LN" name="2574"> 2574   </a>
</span><span><a class="LN" name="2575"> 2575   </a>  RADIX22FFT_SDF1_5_block2 u_SDF1_5_4 (.clk(clk),
</span><span><a class="LN" name="2576"> 2576   </a>                                       .reset(reset),
</span><span><a class="LN" name="2577"> 2577   </a>                                       .din_5_4_re_dly(din_5_4_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2578"> 2578   </a>                                       .din_5_4_im_dly(din_5_4_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2579"> 2579   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="2580"> 2580   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="2581"> 2581   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="2582"> 2582   </a>                                       .twdl_5_4_re(twdl_5_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2583"> 2583   </a>                                       .twdl_5_4_im(twdl_5_4_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2584"> 2584   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="2585"> 2585   </a>                                       .dout_5_4_re(dout_5_4_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2586"> 2586   </a>                                       .dout_5_4_im(dout_5_4_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2587"> 2587   </a>                                       );
</span><span><a class="LN" name="2588"> 2588   </a>
</span><span><a class="LN" name="2589"> 2589   </a>  RADIX22FFT_SDF2_6_block2 u_SDF2_6_4 (.clk(clk),
</span><span><a class="LN" name="2590"> 2590   </a>                                       .reset(reset),
</span><span><a class="LN" name="2591"> 2591   </a>                                       .dout_5_4_re(dout_5_4_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2592"> 2592   </a>                                       .dout_5_4_im(dout_5_4_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2593"> 2593   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="2594"> 2594   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="2595"> 2595   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="2596"> 2596   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="2597"> 2597   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="2598"> 2598   </a>                                       .dout_6_4_re(dout_6_4_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2599"> 2599   </a>                                       .dout_6_4_im(dout_6_4_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2600"> 2600   </a>                                       );
</span><span><a class="LN" name="2601"> 2601   </a>
</span><span><a class="LN" name="2602"> 2602   </a>  TWDLROM_7_3 u_twdlROM_7_3 (.clk(clk),
</span><span><a class="LN" name="2603"> 2603   </a>                             .reset(reset),
</span><span><a class="LN" name="2604"> 2604   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="2605"> 2605   </a>                             .twdl_7_3_re(twdl_7_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2606"> 2606   </a>                             .twdl_7_3_im(twdl_7_3_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2607"> 2607   </a>                             );
</span><span><a class="LN" name="2608"> 2608   </a>
</span><span><a class="LN" name="2609"> 2609   </a>  TWDLROM_7_4 u_twdlROM_7_4 (.clk(clk),
</span><span><a class="LN" name="2610"> 2610   </a>                             .reset(reset),
</span><span><a class="LN" name="2611"> 2611   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="2612"> 2612   </a>                             .twdl_7_4_re(twdl_7_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2613"> 2613   </a>                             .twdl_7_4_im(twdl_7_4_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2614"> 2614   </a>                             );
</span><span><a class="LN" name="2615"> 2615   </a>
</span><span><a class="LN" name="2616"> 2616   </a>  TWDLMULT_SDNF1_7_block u_TWDLMULT_SDNF1_7_3 (.clk(clk),
</span><span><a class="LN" name="2617"> 2617   </a>                                               .reset(reset),
</span><span><a class="LN" name="2618"> 2618   </a>                                               .dout_6_3_re(dout_6_3_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2619"> 2619   </a>                                               .dout_6_3_im(dout_6_3_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2620"> 2620   </a>                                               .dout_6_4_re(dout_6_4_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2621"> 2621   </a>                                               .dout_6_4_im(dout_6_4_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2622"> 2622   </a>                                               .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="2623"> 2623   </a>                                               .twdl_7_3_re(twdl_7_3_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2624"> 2624   </a>                                               .twdl_7_3_im(twdl_7_3_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2625"> 2625   </a>                                               .twdl_7_4_re(twdl_7_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2626"> 2626   </a>                                               .twdl_7_4_im(twdl_7_4_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2627"> 2627   </a>                                               .twdlXdin_3_re(twdlXdin_3_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2628"> 2628   </a>                                               .twdlXdin_3_im(twdlXdin_3_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2629"> 2629   </a>                                               .twdlXdin_4_re(twdlXdin_4_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2630"> 2630   </a>                                               .twdlXdin_4_im(twdlXdin_4_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="2631"> 2631   </a>                                               );
</span><span><a class="LN" name="2632"> 2632   </a>
</span><span><a class="LN" name="2633"> 2633   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2634"> 2634   </a>    <span class="KW">begin</span> : intdelay_39_process
</span><span><a class="LN" name="2635"> 2635   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2636"> 2636   </a>        <span class="KW">for</span>(intdelay_t_1_35 = 32'sd0; intdelay_t_1_35 &lt;= 32'sd2; intdelay_t_1_35 = intdelay_t_1_35 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2637"> 2637   </a>          intdelay_reg_39[intdelay_t_1_35] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2638"> 2638   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2639"> 2639   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2640"> 2640   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2641"> 2641   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2642"> 2642   </a>          <span class="KW">for</span>(intdelay_t_1_35 = 32'sd0; intdelay_t_1_35 &lt;= 32'sd2; intdelay_t_1_35 = intdelay_t_1_35 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2643"> 2643   </a>            intdelay_reg_39[intdelay_t_1_35] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2644"> 2644   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2645"> 2645   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2646"> 2646   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2647"> 2647   </a>          <span class="KW">for</span>(intdelay_t_0_1_35 = 32'sd0; intdelay_t_0_1_35 &lt;= 32'sd2; intdelay_t_0_1_35 = intdelay_t_0_1_35 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2648"> 2648   </a>            intdelay_reg_39[intdelay_t_0_1_35] &lt;= intdelay_reg_next_36[intdelay_t_0_1_35];
</span><span><a class="LN" name="2649"> 2649   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2650"> 2650   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2651"> 2651   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2652"> 2652   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2653"> 2653   </a>
</span><span><a class="LN" name="2654"> 2654   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2655"> 2655   </a>    din_1_7_re_dly = intdelay_reg_39[2];
</span><span><a class="LN" name="2656"> 2656   </a>    intdelay_reg_next_36[0] = dataIn_re_6;
</span><span><a class="LN" name="2657"> 2657   </a>
</span><span><a class="LN" name="2658"> 2658   </a>    <span class="KW">for</span>(intdelay_t_0_036 = 32'sd0; intdelay_t_0_036 &lt;= 32'sd1; intdelay_t_0_036 = intdelay_t_0_036 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2659"> 2659   </a>      intdelay_reg_next_36[intdelay_t_0_036 + 32'sd1] = intdelay_reg_39[intdelay_t_0_036];
</span><span><a class="LN" name="2660"> 2660   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2661"> 2661   </a>
</span><span><a class="LN" name="2662"> 2662   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2663"> 2663   </a>
</span><span><a class="LN" name="2664"> 2664   </a>
</span><span><a class="LN" name="2665"> 2665   </a>
</span><span><a class="LN" name="2666"> 2666   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2667"> 2667   </a>    <span class="KW">begin</span> : intdelay_40_process
</span><span><a class="LN" name="2668"> 2668   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2669"> 2669   </a>        <span class="KW">for</span>(intdelay_t_1_36 = 32'sd0; intdelay_t_1_36 &lt;= 32'sd2; intdelay_t_1_36 = intdelay_t_1_36 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2670"> 2670   </a>          intdelay_reg_40[intdelay_t_1_36] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2671"> 2671   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2672"> 2672   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2673"> 2673   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2674"> 2674   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2675"> 2675   </a>          <span class="KW">for</span>(intdelay_t_1_36 = 32'sd0; intdelay_t_1_36 &lt;= 32'sd2; intdelay_t_1_36 = intdelay_t_1_36 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2676"> 2676   </a>            intdelay_reg_40[intdelay_t_1_36] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2677"> 2677   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2678"> 2678   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2679"> 2679   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2680"> 2680   </a>          <span class="KW">for</span>(intdelay_t_0_1_36 = 32'sd0; intdelay_t_0_1_36 &lt;= 32'sd2; intdelay_t_0_1_36 = intdelay_t_0_1_36 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2681"> 2681   </a>            intdelay_reg_40[intdelay_t_0_1_36] &lt;= intdelay_reg_next_37[intdelay_t_0_1_36];
</span><span><a class="LN" name="2682"> 2682   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2683"> 2683   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2684"> 2684   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2685"> 2685   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2686"> 2686   </a>
</span><span><a class="LN" name="2687"> 2687   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2688"> 2688   </a>    din_1_7_im_dly = intdelay_reg_40[2];
</span><span><a class="LN" name="2689"> 2689   </a>    intdelay_reg_next_37[0] = dataIn_im_6;
</span><span><a class="LN" name="2690"> 2690   </a>
</span><span><a class="LN" name="2691"> 2691   </a>    <span class="KW">for</span>(intdelay_t_0_037 = 32'sd0; intdelay_t_0_037 &lt;= 32'sd1; intdelay_t_0_037 = intdelay_t_0_037 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2692"> 2692   </a>      intdelay_reg_next_37[intdelay_t_0_037 + 32'sd1] = intdelay_reg_40[intdelay_t_0_037];
</span><span><a class="LN" name="2693"> 2693   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2694"> 2694   </a>
</span><span><a class="LN" name="2695"> 2695   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2696"> 2696   </a>
</span><span><a class="LN" name="2697"> 2697   </a>
</span><span><a class="LN" name="2698"> 2698   </a>
</span><span><a class="LN" name="2699"> 2699   </a>  RADIX22FFT_SDF1_1_block5 u_SDF1_1_7 (.clk(clk),
</span><span><a class="LN" name="2700"> 2700   </a>                                       .reset(reset),
</span><span><a class="LN" name="2701"> 2701   </a>                                       .din_1_7_re_dly(din_1_7_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2702"> 2702   </a>                                       .din_1_7_im_dly(din_1_7_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2703"> 2703   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="2704"> 2704   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="2705"> 2705   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="2706"> 2706   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="2707"> 2707   </a>                                       .dout_1_7_re(dout_1_7_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2708"> 2708   </a>                                       .dout_1_7_im(dout_1_7_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2709"> 2709   </a>                                       );
</span><span><a class="LN" name="2710"> 2710   </a>
</span><span><a class="LN" name="2711"> 2711   </a>  RADIX22FFT_SDF2_2_block5 u_SDF2_2_7 (.clk(clk),
</span><span><a class="LN" name="2712"> 2712   </a>                                       .reset(reset),
</span><span><a class="LN" name="2713"> 2713   </a>                                       .dout_1_7_re(dout_1_7_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2714"> 2714   </a>                                       .dout_1_7_im(dout_1_7_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2715"> 2715   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="2716"> 2716   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="2717"> 2717   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="2718"> 2718   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="2719"> 2719   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="2720"> 2720   </a>                                       .dout_2_7_re(dout_2_7_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2721"> 2721   </a>                                       .dout_2_7_im(dout_2_7_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2722"> 2722   </a>                                       );
</span><span><a class="LN" name="2723"> 2723   </a>
</span><span><a class="LN" name="2724"> 2724   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2725"> 2725   </a>    <span class="KW">begin</span> : intdelay_41_process
</span><span><a class="LN" name="2726"> 2726   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2727"> 2727   </a>        <span class="KW">for</span>(intdelay_t_1_37 = 32'sd0; intdelay_t_1_37 &lt;= 32'sd2; intdelay_t_1_37 = intdelay_t_1_37 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2728"> 2728   </a>          intdelay_reg_41[intdelay_t_1_37] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2729"> 2729   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2730"> 2730   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2731"> 2731   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2732"> 2732   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2733"> 2733   </a>          <span class="KW">for</span>(intdelay_t_1_37 = 32'sd0; intdelay_t_1_37 &lt;= 32'sd2; intdelay_t_1_37 = intdelay_t_1_37 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2734"> 2734   </a>            intdelay_reg_41[intdelay_t_1_37] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2735"> 2735   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2736"> 2736   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2737"> 2737   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2738"> 2738   </a>          <span class="KW">for</span>(intdelay_t_0_1_37 = 32'sd0; intdelay_t_0_1_37 &lt;= 32'sd2; intdelay_t_0_1_37 = intdelay_t_0_1_37 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2739"> 2739   </a>            intdelay_reg_41[intdelay_t_0_1_37] &lt;= intdelay_reg_next_38[intdelay_t_0_1_37];
</span><span><a class="LN" name="2740"> 2740   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2741"> 2741   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2742"> 2742   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2743"> 2743   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2744"> 2744   </a>
</span><span><a class="LN" name="2745"> 2745   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2746"> 2746   </a>    din_3_7_re_dly = intdelay_reg_41[2];
</span><span><a class="LN" name="2747"> 2747   </a>    intdelay_reg_next_38[0] = dout_2_7_re;
</span><span><a class="LN" name="2748"> 2748   </a>
</span><span><a class="LN" name="2749"> 2749   </a>    <span class="KW">for</span>(intdelay_t_0_038 = 32'sd0; intdelay_t_0_038 &lt;= 32'sd1; intdelay_t_0_038 = intdelay_t_0_038 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2750"> 2750   </a>      intdelay_reg_next_38[intdelay_t_0_038 + 32'sd1] = intdelay_reg_41[intdelay_t_0_038];
</span><span><a class="LN" name="2751"> 2751   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2752"> 2752   </a>
</span><span><a class="LN" name="2753"> 2753   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2754"> 2754   </a>
</span><span><a class="LN" name="2755"> 2755   </a>
</span><span><a class="LN" name="2756"> 2756   </a>
</span><span><a class="LN" name="2757"> 2757   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2758"> 2758   </a>    <span class="KW">begin</span> : intdelay_42_process
</span><span><a class="LN" name="2759"> 2759   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2760"> 2760   </a>        <span class="KW">for</span>(intdelay_t_1_38 = 32'sd0; intdelay_t_1_38 &lt;= 32'sd2; intdelay_t_1_38 = intdelay_t_1_38 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2761"> 2761   </a>          intdelay_reg_42[intdelay_t_1_38] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2762"> 2762   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2763"> 2763   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2764"> 2764   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2765"> 2765   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2766"> 2766   </a>          <span class="KW">for</span>(intdelay_t_1_38 = 32'sd0; intdelay_t_1_38 &lt;= 32'sd2; intdelay_t_1_38 = intdelay_t_1_38 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2767"> 2767   </a>            intdelay_reg_42[intdelay_t_1_38] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="2768"> 2768   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2769"> 2769   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2770"> 2770   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2771"> 2771   </a>          <span class="KW">for</span>(intdelay_t_0_1_38 = 32'sd0; intdelay_t_0_1_38 &lt;= 32'sd2; intdelay_t_0_1_38 = intdelay_t_0_1_38 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2772"> 2772   </a>            intdelay_reg_42[intdelay_t_0_1_38] &lt;= intdelay_reg_next_39[intdelay_t_0_1_38];
</span><span><a class="LN" name="2773"> 2773   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2774"> 2774   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2775"> 2775   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2776"> 2776   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2777"> 2777   </a>
</span><span><a class="LN" name="2778"> 2778   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2779"> 2779   </a>    din_3_7_im_dly = intdelay_reg_42[2];
</span><span><a class="LN" name="2780"> 2780   </a>    intdelay_reg_next_39[0] = dout_2_7_im;
</span><span><a class="LN" name="2781"> 2781   </a>
</span><span><a class="LN" name="2782"> 2782   </a>    <span class="KW">for</span>(intdelay_t_0_039 = 32'sd0; intdelay_t_0_039 &lt;= 32'sd1; intdelay_t_0_039 = intdelay_t_0_039 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2783"> 2783   </a>      intdelay_reg_next_39[intdelay_t_0_039 + 32'sd1] = intdelay_reg_42[intdelay_t_0_039];
</span><span><a class="LN" name="2784"> 2784   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2785"> 2785   </a>
</span><span><a class="LN" name="2786"> 2786   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2787"> 2787   </a>
</span><span><a class="LN" name="2788"> 2788   </a>
</span><span><a class="LN" name="2789"> 2789   </a>
</span><span><a class="LN" name="2790"> 2790   </a>  TWDLROM_3_7 u_twdlROM_3_7 (.clk(clk),
</span><span><a class="LN" name="2791"> 2791   </a>                             .reset(reset),
</span><span><a class="LN" name="2792"> 2792   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="2793"> 2793   </a>                             .twdl_3_7_re(twdl_3_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2794"> 2794   </a>                             .twdl_3_7_im(twdl_3_7_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2795"> 2795   </a>                             );
</span><span><a class="LN" name="2796"> 2796   </a>
</span><span><a class="LN" name="2797"> 2797   </a>  RADIX22FFT_SDF1_3_block5 u_SDF1_3_7 (.clk(clk),
</span><span><a class="LN" name="2798"> 2798   </a>                                       .reset(reset),
</span><span><a class="LN" name="2799"> 2799   </a>                                       .din_3_7_re_dly(din_3_7_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2800"> 2800   </a>                                       .din_3_7_im_dly(din_3_7_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="2801"> 2801   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="2802"> 2802   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="2803"> 2803   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="2804"> 2804   </a>                                       .twdl_3_7_re(twdl_3_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2805"> 2805   </a>                                       .twdl_3_7_im(twdl_3_7_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2806"> 2806   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="2807"> 2807   </a>                                       .dout_3_7_re(dout_3_7_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2808"> 2808   </a>                                       .dout_3_7_im(dout_3_7_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2809"> 2809   </a>                                       );
</span><span><a class="LN" name="2810"> 2810   </a>
</span><span><a class="LN" name="2811"> 2811   </a>  RADIX22FFT_SDF2_4_block5 u_SDF2_4_7 (.clk(clk),
</span><span><a class="LN" name="2812"> 2812   </a>                                       .reset(reset),
</span><span><a class="LN" name="2813"> 2813   </a>                                       .dout_3_7_re(dout_3_7_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2814"> 2814   </a>                                       .dout_3_7_im(dout_3_7_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="2815"> 2815   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="2816"> 2816   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="2817"> 2817   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="2818"> 2818   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="2819"> 2819   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="2820"> 2820   </a>                                       .dout_4_7_re(dout_4_7_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2821"> 2821   </a>                                       .dout_4_7_im(dout_4_7_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2822"> 2822   </a>                                       );
</span><span><a class="LN" name="2823"> 2823   </a>
</span><span><a class="LN" name="2824"> 2824   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2825"> 2825   </a>    <span class="KW">begin</span> : intdelay_43_process
</span><span><a class="LN" name="2826"> 2826   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2827"> 2827   </a>        <span class="KW">for</span>(intdelay_t_1_39 = 32'sd0; intdelay_t_1_39 &lt;= 32'sd2; intdelay_t_1_39 = intdelay_t_1_39 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2828"> 2828   </a>          intdelay_reg_43[intdelay_t_1_39] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2829"> 2829   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2830"> 2830   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2831"> 2831   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2832"> 2832   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2833"> 2833   </a>          <span class="KW">for</span>(intdelay_t_1_39 = 32'sd0; intdelay_t_1_39 &lt;= 32'sd2; intdelay_t_1_39 = intdelay_t_1_39 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2834"> 2834   </a>            intdelay_reg_43[intdelay_t_1_39] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2835"> 2835   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2836"> 2836   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2837"> 2837   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2838"> 2838   </a>          <span class="KW">for</span>(intdelay_t_0_1_39 = 32'sd0; intdelay_t_0_1_39 &lt;= 32'sd2; intdelay_t_0_1_39 = intdelay_t_0_1_39 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2839"> 2839   </a>            intdelay_reg_43[intdelay_t_0_1_39] &lt;= intdelay_reg_next_40[intdelay_t_0_1_39];
</span><span><a class="LN" name="2840"> 2840   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2841"> 2841   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2842"> 2842   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2843"> 2843   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2844"> 2844   </a>
</span><span><a class="LN" name="2845"> 2845   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2846"> 2846   </a>    din_5_7_re_dly = intdelay_reg_43[2];
</span><span><a class="LN" name="2847"> 2847   </a>    intdelay_reg_next_40[0] = dout_4_7_re;
</span><span><a class="LN" name="2848"> 2848   </a>
</span><span><a class="LN" name="2849"> 2849   </a>    <span class="KW">for</span>(intdelay_t_0_040 = 32'sd0; intdelay_t_0_040 &lt;= 32'sd1; intdelay_t_0_040 = intdelay_t_0_040 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2850"> 2850   </a>      intdelay_reg_next_40[intdelay_t_0_040 + 32'sd1] = intdelay_reg_43[intdelay_t_0_040];
</span><span><a class="LN" name="2851"> 2851   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2852"> 2852   </a>
</span><span><a class="LN" name="2853"> 2853   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2854"> 2854   </a>
</span><span><a class="LN" name="2855"> 2855   </a>
</span><span><a class="LN" name="2856"> 2856   </a>
</span><span><a class="LN" name="2857"> 2857   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2858"> 2858   </a>    <span class="KW">begin</span> : intdelay_44_process
</span><span><a class="LN" name="2859"> 2859   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2860"> 2860   </a>        <span class="KW">for</span>(intdelay_t_1_40 = 32'sd0; intdelay_t_1_40 &lt;= 32'sd2; intdelay_t_1_40 = intdelay_t_1_40 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2861"> 2861   </a>          intdelay_reg_44[intdelay_t_1_40] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2862"> 2862   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2863"> 2863   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2864"> 2864   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2865"> 2865   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2866"> 2866   </a>          <span class="KW">for</span>(intdelay_t_1_40 = 32'sd0; intdelay_t_1_40 &lt;= 32'sd2; intdelay_t_1_40 = intdelay_t_1_40 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2867"> 2867   </a>            intdelay_reg_44[intdelay_t_1_40] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="2868"> 2868   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2869"> 2869   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2870"> 2870   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2871"> 2871   </a>          <span class="KW">for</span>(intdelay_t_0_1_40 = 32'sd0; intdelay_t_0_1_40 &lt;= 32'sd2; intdelay_t_0_1_40 = intdelay_t_0_1_40 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2872"> 2872   </a>            intdelay_reg_44[intdelay_t_0_1_40] &lt;= intdelay_reg_next_41[intdelay_t_0_1_40];
</span><span><a class="LN" name="2873"> 2873   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2874"> 2874   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2875"> 2875   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2876"> 2876   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2877"> 2877   </a>
</span><span><a class="LN" name="2878"> 2878   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2879"> 2879   </a>    din_5_7_im_dly = intdelay_reg_44[2];
</span><span><a class="LN" name="2880"> 2880   </a>    intdelay_reg_next_41[0] = dout_4_7_im;
</span><span><a class="LN" name="2881"> 2881   </a>
</span><span><a class="LN" name="2882"> 2882   </a>    <span class="KW">for</span>(intdelay_t_0_041 = 32'sd0; intdelay_t_0_041 &lt;= 32'sd1; intdelay_t_0_041 = intdelay_t_0_041 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2883"> 2883   </a>      intdelay_reg_next_41[intdelay_t_0_041 + 32'sd1] = intdelay_reg_44[intdelay_t_0_041];
</span><span><a class="LN" name="2884"> 2884   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2885"> 2885   </a>
</span><span><a class="LN" name="2886"> 2886   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2887"> 2887   </a>
</span><span><a class="LN" name="2888"> 2888   </a>
</span><span><a class="LN" name="2889"> 2889   </a>
</span><span><a class="LN" name="2890"> 2890   </a>  TWDLROM_5_7 u_twdlROM_5_7 (.clk(clk),
</span><span><a class="LN" name="2891"> 2891   </a>                             .reset(reset),
</span><span><a class="LN" name="2892"> 2892   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="2893"> 2893   </a>                             .twdl_5_7_re(twdl_5_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2894"> 2894   </a>                             .twdl_5_7_im(twdl_5_7_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2895"> 2895   </a>                             );
</span><span><a class="LN" name="2896"> 2896   </a>
</span><span><a class="LN" name="2897"> 2897   </a>  RADIX22FFT_SDF1_5_block5 u_SDF1_5_7 (.clk(clk),
</span><span><a class="LN" name="2898"> 2898   </a>                                       .reset(reset),
</span><span><a class="LN" name="2899"> 2899   </a>                                       .din_5_7_re_dly(din_5_7_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2900"> 2900   </a>                                       .din_5_7_im_dly(din_5_7_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="2901"> 2901   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="2902"> 2902   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="2903"> 2903   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="2904"> 2904   </a>                                       .twdl_5_7_re(twdl_5_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2905"> 2905   </a>                                       .twdl_5_7_im(twdl_5_7_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="2906"> 2906   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="2907"> 2907   </a>                                       .dout_5_7_re(dout_5_7_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2908"> 2908   </a>                                       .dout_5_7_im(dout_5_7_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2909"> 2909   </a>                                       );
</span><span><a class="LN" name="2910"> 2910   </a>
</span><span><a class="LN" name="2911"> 2911   </a>  RADIX22FFT_SDF2_6_block5 u_SDF2_6_7 (.clk(clk),
</span><span><a class="LN" name="2912"> 2912   </a>                                       .reset(reset),
</span><span><a class="LN" name="2913"> 2913   </a>                                       .dout_5_7_re(dout_5_7_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2914"> 2914   </a>                                       .dout_5_7_im(dout_5_7_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="2915"> 2915   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="2916"> 2916   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="2917"> 2917   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="2918"> 2918   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="2919"> 2919   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="2920"> 2920   </a>                                       .dout_6_7_re(dout_6_7_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2921"> 2921   </a>                                       .dout_6_7_im(dout_6_7_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="2922"> 2922   </a>                                       );
</span><span><a class="LN" name="2923"> 2923   </a>
</span><span><a class="LN" name="2924"> 2924   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2925"> 2925   </a>    <span class="KW">begin</span> : intdelay_45_process
</span><span><a class="LN" name="2926"> 2926   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2927"> 2927   </a>        <span class="KW">for</span>(intdelay_t_1_41 = 32'sd0; intdelay_t_1_41 &lt;= 32'sd2; intdelay_t_1_41 = intdelay_t_1_41 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2928"> 2928   </a>          intdelay_reg_45[intdelay_t_1_41] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2929"> 2929   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2930"> 2930   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2931"> 2931   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2932"> 2932   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2933"> 2933   </a>          <span class="KW">for</span>(intdelay_t_1_41 = 32'sd0; intdelay_t_1_41 &lt;= 32'sd2; intdelay_t_1_41 = intdelay_t_1_41 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2934"> 2934   </a>            intdelay_reg_45[intdelay_t_1_41] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2935"> 2935   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2936"> 2936   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2937"> 2937   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2938"> 2938   </a>          <span class="KW">for</span>(intdelay_t_0_1_41 = 32'sd0; intdelay_t_0_1_41 &lt;= 32'sd2; intdelay_t_0_1_41 = intdelay_t_0_1_41 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2939"> 2939   </a>            intdelay_reg_45[intdelay_t_0_1_41] &lt;= intdelay_reg_next_42[intdelay_t_0_1_41];
</span><span><a class="LN" name="2940"> 2940   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2941"> 2941   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2942"> 2942   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2943"> 2943   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2944"> 2944   </a>
</span><span><a class="LN" name="2945"> 2945   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2946"> 2946   </a>    din_1_8_re_dly = intdelay_reg_45[2];
</span><span><a class="LN" name="2947"> 2947   </a>    intdelay_reg_next_42[0] = dataIn_re_7;
</span><span><a class="LN" name="2948"> 2948   </a>
</span><span><a class="LN" name="2949"> 2949   </a>    <span class="KW">for</span>(intdelay_t_0_042 = 32'sd0; intdelay_t_0_042 &lt;= 32'sd1; intdelay_t_0_042 = intdelay_t_0_042 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2950"> 2950   </a>      intdelay_reg_next_42[intdelay_t_0_042 + 32'sd1] = intdelay_reg_45[intdelay_t_0_042];
</span><span><a class="LN" name="2951"> 2951   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2952"> 2952   </a>
</span><span><a class="LN" name="2953"> 2953   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2954"> 2954   </a>
</span><span><a class="LN" name="2955"> 2955   </a>
</span><span><a class="LN" name="2956"> 2956   </a>
</span><span><a class="LN" name="2957"> 2957   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="2958"> 2958   </a>    <span class="KW">begin</span> : intdelay_46_process
</span><span><a class="LN" name="2959"> 2959   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2960"> 2960   </a>        <span class="KW">for</span>(intdelay_t_1_42 = 32'sd0; intdelay_t_1_42 &lt;= 32'sd2; intdelay_t_1_42 = intdelay_t_1_42 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2961"> 2961   </a>          intdelay_reg_46[intdelay_t_1_42] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2962"> 2962   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2963"> 2963   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2964"> 2964   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2965"> 2965   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="2966"> 2966   </a>          <span class="KW">for</span>(intdelay_t_1_42 = 32'sd0; intdelay_t_1_42 &lt;= 32'sd2; intdelay_t_1_42 = intdelay_t_1_42 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2967"> 2967   </a>            intdelay_reg_46[intdelay_t_1_42] &lt;= 16'sb0000000000000000;
</span><span><a class="LN" name="2968"> 2968   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2969"> 2969   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2970"> 2970   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="2971"> 2971   </a>          <span class="KW">for</span>(intdelay_t_0_1_42 = 32'sd0; intdelay_t_0_1_42 &lt;= 32'sd2; intdelay_t_0_1_42 = intdelay_t_0_1_42 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2972"> 2972   </a>            intdelay_reg_46[intdelay_t_0_1_42] &lt;= intdelay_reg_next_43[intdelay_t_0_1_42];
</span><span><a class="LN" name="2973"> 2973   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="2974"> 2974   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="2975"> 2975   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="2976"> 2976   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2977"> 2977   </a>
</span><span><a class="LN" name="2978"> 2978   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="2979"> 2979   </a>    din_1_8_im_dly = intdelay_reg_46[2];
</span><span><a class="LN" name="2980"> 2980   </a>    intdelay_reg_next_43[0] = dataIn_im_7;
</span><span><a class="LN" name="2981"> 2981   </a>
</span><span><a class="LN" name="2982"> 2982   </a>    <span class="KW">for</span>(intdelay_t_0_043 = 32'sd0; intdelay_t_0_043 &lt;= 32'sd1; intdelay_t_0_043 = intdelay_t_0_043 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="2983"> 2983   </a>      intdelay_reg_next_43[intdelay_t_0_043 + 32'sd1] = intdelay_reg_46[intdelay_t_0_043];
</span><span><a class="LN" name="2984"> 2984   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="2985"> 2985   </a>
</span><span><a class="LN" name="2986"> 2986   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="2987"> 2987   </a>
</span><span><a class="LN" name="2988"> 2988   </a>
</span><span><a class="LN" name="2989"> 2989   </a>
</span><span><a class="LN" name="2990"> 2990   </a>  RADIX22FFT_SDF1_1_block6 u_SDF1_1_8 (.clk(clk),
</span><span><a class="LN" name="2991"> 2991   </a>                                       .reset(reset),
</span><span><a class="LN" name="2992"> 2992   </a>                                       .din_1_8_re_dly(din_1_8_re_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2993"> 2993   </a>                                       .din_1_8_im_dly(din_1_8_im_dly),  <span class="CT">// sfix16_En13</span>
</span><span><a class="LN" name="2994"> 2994   </a>                                       .din_1_vld_dly(din_1_vld_dly),
</span><span><a class="LN" name="2995"> 2995   </a>                                       .rd_1_Addr(rd_1_Addr),  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="2996"> 2996   </a>                                       .rd_1_Enb(rd_1_Enb),
</span><span><a class="LN" name="2997"> 2997   </a>                                       .proc_1_enb(proc_1_enb),
</span><span><a class="LN" name="2998"> 2998   </a>                                       .dout_1_8_re(dout_1_8_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="2999"> 2999   </a>                                       .dout_1_8_im(dout_1_8_im)  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="3000"> 3000   </a>                                       );
</span><span><a class="LN" name="3001"> 3001   </a>
</span><span><a class="LN" name="3002"> 3002   </a>  RADIX22FFT_SDF2_2_block6 u_SDF2_2_8 (.clk(clk),
</span><span><a class="LN" name="3003"> 3003   </a>                                       .reset(reset),
</span><span><a class="LN" name="3004"> 3004   </a>                                       .dout_1_8_re(dout_1_8_re),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="3005"> 3005   </a>                                       .dout_1_8_im(dout_1_8_im),  <span class="CT">// sfix17_En13</span>
</span><span><a class="LN" name="3006"> 3006   </a>                                       .dout_1_1_vld(dout_1_1_vld),
</span><span><a class="LN" name="3007"> 3007   </a>                                       .rd_2_Addr(rd_2_Addr),  <span class="CT">// ufix4</span>
</span><span><a class="LN" name="3008"> 3008   </a>                                       .rd_2_Enb(rd_2_Enb),
</span><span><a class="LN" name="3009"> 3009   </a>                                       .proc_2_enb(proc_2_enb),
</span><span><a class="LN" name="3010"> 3010   </a>                                       .multiply_2_J(multiply_2_J),
</span><span><a class="LN" name="3011"> 3011   </a>                                       .dout_2_8_re(dout_2_8_re),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="3012"> 3012   </a>                                       .dout_2_8_im(dout_2_8_im)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="3013"> 3013   </a>                                       );
</span><span><a class="LN" name="3014"> 3014   </a>
</span><span><a class="LN" name="3015"> 3015   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="3016"> 3016   </a>    <span class="KW">begin</span> : intdelay_47_process
</span><span><a class="LN" name="3017"> 3017   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3018"> 3018   </a>        <span class="KW">for</span>(intdelay_t_1_43 = 32'sd0; intdelay_t_1_43 &lt;= 32'sd2; intdelay_t_1_43 = intdelay_t_1_43 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3019"> 3019   </a>          intdelay_reg_47[intdelay_t_1_43] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="3020"> 3020   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3021"> 3021   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3022"> 3022   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3023"> 3023   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3024"> 3024   </a>          <span class="KW">for</span>(intdelay_t_1_43 = 32'sd0; intdelay_t_1_43 &lt;= 32'sd2; intdelay_t_1_43 = intdelay_t_1_43 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3025"> 3025   </a>            intdelay_reg_47[intdelay_t_1_43] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="3026"> 3026   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3027"> 3027   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3028"> 3028   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3029"> 3029   </a>          <span class="KW">for</span>(intdelay_t_0_1_43 = 32'sd0; intdelay_t_0_1_43 &lt;= 32'sd2; intdelay_t_0_1_43 = intdelay_t_0_1_43 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3030"> 3030   </a>            intdelay_reg_47[intdelay_t_0_1_43] &lt;= intdelay_reg_next_44[intdelay_t_0_1_43];
</span><span><a class="LN" name="3031"> 3031   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3032"> 3032   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3033"> 3033   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3034"> 3034   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3035"> 3035   </a>
</span><span><a class="LN" name="3036"> 3036   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="3037"> 3037   </a>    din_3_8_re_dly = intdelay_reg_47[2];
</span><span><a class="LN" name="3038"> 3038   </a>    intdelay_reg_next_44[0] = dout_2_8_re;
</span><span><a class="LN" name="3039"> 3039   </a>
</span><span><a class="LN" name="3040"> 3040   </a>    <span class="KW">for</span>(intdelay_t_0_044 = 32'sd0; intdelay_t_0_044 &lt;= 32'sd1; intdelay_t_0_044 = intdelay_t_0_044 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3041"> 3041   </a>      intdelay_reg_next_44[intdelay_t_0_044 + 32'sd1] = intdelay_reg_47[intdelay_t_0_044];
</span><span><a class="LN" name="3042"> 3042   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3043"> 3043   </a>
</span><span><a class="LN" name="3044"> 3044   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="3045"> 3045   </a>
</span><span><a class="LN" name="3046"> 3046   </a>
</span><span><a class="LN" name="3047"> 3047   </a>
</span><span><a class="LN" name="3048"> 3048   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="3049"> 3049   </a>    <span class="KW">begin</span> : intdelay_48_process
</span><span><a class="LN" name="3050"> 3050   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3051"> 3051   </a>        <span class="KW">for</span>(intdelay_t_1_44 = 32'sd0; intdelay_t_1_44 &lt;= 32'sd2; intdelay_t_1_44 = intdelay_t_1_44 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3052"> 3052   </a>          intdelay_reg_48[intdelay_t_1_44] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="3053"> 3053   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3054"> 3054   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3055"> 3055   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3056"> 3056   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3057"> 3057   </a>          <span class="KW">for</span>(intdelay_t_1_44 = 32'sd0; intdelay_t_1_44 &lt;= 32'sd2; intdelay_t_1_44 = intdelay_t_1_44 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3058"> 3058   </a>            intdelay_reg_48[intdelay_t_1_44] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="3059"> 3059   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3060"> 3060   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3061"> 3061   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3062"> 3062   </a>          <span class="KW">for</span>(intdelay_t_0_1_44 = 32'sd0; intdelay_t_0_1_44 &lt;= 32'sd2; intdelay_t_0_1_44 = intdelay_t_0_1_44 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3063"> 3063   </a>            intdelay_reg_48[intdelay_t_0_1_44] &lt;= intdelay_reg_next_45[intdelay_t_0_1_44];
</span><span><a class="LN" name="3064"> 3064   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3065"> 3065   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3066"> 3066   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3067"> 3067   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3068"> 3068   </a>
</span><span><a class="LN" name="3069"> 3069   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="3070"> 3070   </a>    din_3_8_im_dly = intdelay_reg_48[2];
</span><span><a class="LN" name="3071"> 3071   </a>    intdelay_reg_next_45[0] = dout_2_8_im;
</span><span><a class="LN" name="3072"> 3072   </a>
</span><span><a class="LN" name="3073"> 3073   </a>    <span class="KW">for</span>(intdelay_t_0_045 = 32'sd0; intdelay_t_0_045 &lt;= 32'sd1; intdelay_t_0_045 = intdelay_t_0_045 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3074"> 3074   </a>      intdelay_reg_next_45[intdelay_t_0_045 + 32'sd1] = intdelay_reg_48[intdelay_t_0_045];
</span><span><a class="LN" name="3075"> 3075   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3076"> 3076   </a>
</span><span><a class="LN" name="3077"> 3077   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="3078"> 3078   </a>
</span><span><a class="LN" name="3079"> 3079   </a>
</span><span><a class="LN" name="3080"> 3080   </a>
</span><span><a class="LN" name="3081"> 3081   </a>  TWDLROM_3_8 u_twdlROM_3_8 (.clk(clk),
</span><span><a class="LN" name="3082"> 3082   </a>                             .reset(reset),
</span><span><a class="LN" name="3083"> 3083   </a>                             .dout_2_1_vld(dout_2_1_vld),
</span><span><a class="LN" name="3084"> 3084   </a>                             .twdl_3_8_re(twdl_3_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3085"> 3085   </a>                             .twdl_3_8_im(twdl_3_8_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3086"> 3086   </a>                             );
</span><span><a class="LN" name="3087"> 3087   </a>
</span><span><a class="LN" name="3088"> 3088   </a>  RADIX22FFT_SDF1_3_block6 u_SDF1_3_8 (.clk(clk),
</span><span><a class="LN" name="3089"> 3089   </a>                                       .reset(reset),
</span><span><a class="LN" name="3090"> 3090   </a>                                       .din_3_8_re_dly(din_3_8_re_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="3091"> 3091   </a>                                       .din_3_8_im_dly(din_3_8_im_dly),  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="3092"> 3092   </a>                                       .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="3093"> 3093   </a>                                       .rd_3_Addr(rd_3_Addr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="3094"> 3094   </a>                                       .rd_3_Enb(rd_3_Enb),
</span><span><a class="LN" name="3095"> 3095   </a>                                       .twdl_3_8_re(twdl_3_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3096"> 3096   </a>                                       .twdl_3_8_im(twdl_3_8_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3097"> 3097   </a>                                       .proc_3_enb(proc_3_enb),
</span><span><a class="LN" name="3098"> 3098   </a>                                       .dout_3_8_re(dout_3_8_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="3099"> 3099   </a>                                       .dout_3_8_im(dout_3_8_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="3100"> 3100   </a>                                       );
</span><span><a class="LN" name="3101"> 3101   </a>
</span><span><a class="LN" name="3102"> 3102   </a>  RADIX22FFT_SDF2_4_block6 u_SDF2_4_8 (.clk(clk),
</span><span><a class="LN" name="3103"> 3103   </a>                                       .reset(reset),
</span><span><a class="LN" name="3104"> 3104   </a>                                       .dout_3_8_re(dout_3_8_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="3105"> 3105   </a>                                       .dout_3_8_im(dout_3_8_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="3106"> 3106   </a>                                       .dout_3_1_vld(dout_3_1_vld),
</span><span><a class="LN" name="3107"> 3107   </a>                                       .rd_4_Addr(rd_4_Addr),  <span class="CT">// ufix2</span>
</span><span><a class="LN" name="3108"> 3108   </a>                                       .rd_4_Enb(rd_4_Enb),
</span><span><a class="LN" name="3109"> 3109   </a>                                       .proc_4_enb(proc_4_enb),
</span><span><a class="LN" name="3110"> 3110   </a>                                       .multiply_4_J(multiply_4_J),
</span><span><a class="LN" name="3111"> 3111   </a>                                       .dout_4_8_re(dout_4_8_re),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="3112"> 3112   </a>                                       .dout_4_8_im(dout_4_8_im)  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="3113"> 3113   </a>                                       );
</span><span><a class="LN" name="3114"> 3114   </a>
</span><span><a class="LN" name="3115"> 3115   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="3116"> 3116   </a>    <span class="KW">begin</span> : intdelay_49_process
</span><span><a class="LN" name="3117"> 3117   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3118"> 3118   </a>        <span class="KW">for</span>(intdelay_t_1_45 = 32'sd0; intdelay_t_1_45 &lt;= 32'sd2; intdelay_t_1_45 = intdelay_t_1_45 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3119"> 3119   </a>          intdelay_reg_49[intdelay_t_1_45] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="3120"> 3120   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3121"> 3121   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3122"> 3122   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3123"> 3123   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3124"> 3124   </a>          <span class="KW">for</span>(intdelay_t_1_45 = 32'sd0; intdelay_t_1_45 &lt;= 32'sd2; intdelay_t_1_45 = intdelay_t_1_45 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3125"> 3125   </a>            intdelay_reg_49[intdelay_t_1_45] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="3126"> 3126   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3127"> 3127   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3128"> 3128   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3129"> 3129   </a>          <span class="KW">for</span>(intdelay_t_0_1_45 = 32'sd0; intdelay_t_0_1_45 &lt;= 32'sd2; intdelay_t_0_1_45 = intdelay_t_0_1_45 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3130"> 3130   </a>            intdelay_reg_49[intdelay_t_0_1_45] &lt;= intdelay_reg_next_46[intdelay_t_0_1_45];
</span><span><a class="LN" name="3131"> 3131   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3132"> 3132   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3133"> 3133   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3134"> 3134   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3135"> 3135   </a>
</span><span><a class="LN" name="3136"> 3136   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="3137"> 3137   </a>    din_5_8_re_dly = intdelay_reg_49[2];
</span><span><a class="LN" name="3138"> 3138   </a>    intdelay_reg_next_46[0] = dout_4_8_re;
</span><span><a class="LN" name="3139"> 3139   </a>
</span><span><a class="LN" name="3140"> 3140   </a>    <span class="KW">for</span>(intdelay_t_0_046 = 32'sd0; intdelay_t_0_046 &lt;= 32'sd1; intdelay_t_0_046 = intdelay_t_0_046 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3141"> 3141   </a>      intdelay_reg_next_46[intdelay_t_0_046 + 32'sd1] = intdelay_reg_49[intdelay_t_0_046];
</span><span><a class="LN" name="3142"> 3142   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3143"> 3143   </a>
</span><span><a class="LN" name="3144"> 3144   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="3145"> 3145   </a>
</span><span><a class="LN" name="3146"> 3146   </a>
</span><span><a class="LN" name="3147"> 3147   </a>
</span><span><a class="LN" name="3148"> 3148   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="3149"> 3149   </a>    <span class="KW">begin</span> : intdelay_50_process
</span><span><a class="LN" name="3150"> 3150   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3151"> 3151   </a>        <span class="KW">for</span>(intdelay_t_1_46 = 32'sd0; intdelay_t_1_46 &lt;= 32'sd2; intdelay_t_1_46 = intdelay_t_1_46 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3152"> 3152   </a>          intdelay_reg_50[intdelay_t_1_46] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="3153"> 3153   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3154"> 3154   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3155"> 3155   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3156"> 3156   </a>        <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="3157"> 3157   </a>          <span class="KW">for</span>(intdelay_t_1_46 = 32'sd0; intdelay_t_1_46 &lt;= 32'sd2; intdelay_t_1_46 = intdelay_t_1_46 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3158"> 3158   </a>            intdelay_reg_50[intdelay_t_1_46] &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="3159"> 3159   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3160"> 3160   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3161"> 3161   </a>        <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="3162"> 3162   </a>          <span class="KW">for</span>(intdelay_t_0_1_46 = 32'sd0; intdelay_t_0_1_46 &lt;= 32'sd2; intdelay_t_0_1_46 = intdelay_t_0_1_46 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3163"> 3163   </a>            intdelay_reg_50[intdelay_t_0_1_46] &lt;= intdelay_reg_next_47[intdelay_t_0_1_46];
</span><span><a class="LN" name="3164"> 3164   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="3165"> 3165   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="3166"> 3166   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="3167"> 3167   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3168"> 3168   </a>
</span><span><a class="LN" name="3169"> 3169   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="3170"> 3170   </a>    din_5_8_im_dly = intdelay_reg_50[2];
</span><span><a class="LN" name="3171"> 3171   </a>    intdelay_reg_next_47[0] = dout_4_8_im;
</span><span><a class="LN" name="3172"> 3172   </a>
</span><span><a class="LN" name="3173"> 3173   </a>    <span class="KW">for</span>(intdelay_t_0_047 = 32'sd0; intdelay_t_0_047 &lt;= 32'sd1; intdelay_t_0_047 = intdelay_t_0_047 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="3174"> 3174   </a>      intdelay_reg_next_47[intdelay_t_0_047 + 32'sd1] = intdelay_reg_50[intdelay_t_0_047];
</span><span><a class="LN" name="3175"> 3175   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="3176"> 3176   </a>
</span><span><a class="LN" name="3177"> 3177   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="3178"> 3178   </a>
</span><span><a class="LN" name="3179"> 3179   </a>
</span><span><a class="LN" name="3180"> 3180   </a>
</span><span><a class="LN" name="3181"> 3181   </a>  TWDLROM_5_8 u_twdlROM_5_8 (.clk(clk),
</span><span><a class="LN" name="3182"> 3182   </a>                             .reset(reset),
</span><span><a class="LN" name="3183"> 3183   </a>                             .dout_4_1_vld(dout_4_1_vld),
</span><span><a class="LN" name="3184"> 3184   </a>                             .twdl_5_8_re(twdl_5_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3185"> 3185   </a>                             .twdl_5_8_im(twdl_5_8_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3186"> 3186   </a>                             );
</span><span><a class="LN" name="3187"> 3187   </a>
</span><span><a class="LN" name="3188"> 3188   </a>  RADIX22FFT_SDF1_5_block6 u_SDF1_5_8 (.clk(clk),
</span><span><a class="LN" name="3189"> 3189   </a>                                       .reset(reset),
</span><span><a class="LN" name="3190"> 3190   </a>                                       .din_5_8_re_dly(din_5_8_re_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="3191"> 3191   </a>                                       .din_5_8_im_dly(din_5_8_im_dly),  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="3192"> 3192   </a>                                       .din_5_vld_dly(din_5_vld_dly),
</span><span><a class="LN" name="3193"> 3193   </a>                                       .rd_5_Addr(rd_5_Addr),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="3194"> 3194   </a>                                       .rd_5_Enb(rd_5_Enb),
</span><span><a class="LN" name="3195"> 3195   </a>                                       .twdl_5_8_re(twdl_5_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3196"> 3196   </a>                                       .twdl_5_8_im(twdl_5_8_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3197"> 3197   </a>                                       .proc_5_enb(proc_5_enb),
</span><span><a class="LN" name="3198"> 3198   </a>                                       .dout_5_8_re(dout_5_8_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="3199"> 3199   </a>                                       .dout_5_8_im(dout_5_8_im)  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="3200"> 3200   </a>                                       );
</span><span><a class="LN" name="3201"> 3201   </a>
</span><span><a class="LN" name="3202"> 3202   </a>  RADIX22FFT_SDF2_6_block6 u_SDF2_6_8 (.clk(clk),
</span><span><a class="LN" name="3203"> 3203   </a>                                       .reset(reset),
</span><span><a class="LN" name="3204"> 3204   </a>                                       .dout_5_8_re(dout_5_8_re),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="3205"> 3205   </a>                                       .dout_5_8_im(dout_5_8_im),  <span class="CT">// sfix21_En13</span>
</span><span><a class="LN" name="3206"> 3206   </a>                                       .dout_5_1_vld(dout_5_1_vld),
</span><span><a class="LN" name="3207"> 3207   </a>                                       .rd_6_Addr(rd_6_Addr),
</span><span><a class="LN" name="3208"> 3208   </a>                                       .rd_6_Enb(rd_6_Enb),
</span><span><a class="LN" name="3209"> 3209   </a>                                       .proc_6_enb(proc_6_enb),
</span><span><a class="LN" name="3210"> 3210   </a>                                       .multiply_6_J(multiply_6_J),
</span><span><a class="LN" name="3211"> 3211   </a>                                       .dout_6_8_re(dout_6_8_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3212"> 3212   </a>                                       .dout_6_8_im(dout_6_8_im)  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3213"> 3213   </a>                                       );
</span><span><a class="LN" name="3214"> 3214   </a>
</span><span><a class="LN" name="3215"> 3215   </a>  TWDLROM_7_7 u_twdlROM_7_7 (.clk(clk),
</span><span><a class="LN" name="3216"> 3216   </a>                             .reset(reset),
</span><span><a class="LN" name="3217"> 3217   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="3218"> 3218   </a>                             .twdl_7_7_re(twdl_7_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3219"> 3219   </a>                             .twdl_7_7_im(twdl_7_7_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3220"> 3220   </a>                             );
</span><span><a class="LN" name="3221"> 3221   </a>
</span><span><a class="LN" name="3222"> 3222   </a>  TWDLROM_7_8 u_twdlROM_7_8 (.clk(clk),
</span><span><a class="LN" name="3223"> 3223   </a>                             .reset(reset),
</span><span><a class="LN" name="3224"> 3224   </a>                             .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="3225"> 3225   </a>                             .twdl_7_8_re(twdl_7_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3226"> 3226   </a>                             .twdl_7_8_im(twdl_7_8_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3227"> 3227   </a>                             );
</span><span><a class="LN" name="3228"> 3228   </a>
</span><span><a class="LN" name="3229"> 3229   </a>  TWDLMULT_SDNF1_7_block2 u_TWDLMULT_SDNF1_7_7 (.clk(clk),
</span><span><a class="LN" name="3230"> 3230   </a>                                                .reset(reset),
</span><span><a class="LN" name="3231"> 3231   </a>                                                .dout_6_7_re(dout_6_7_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3232"> 3232   </a>                                                .dout_6_7_im(dout_6_7_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3233"> 3233   </a>                                                .dout_6_8_re(dout_6_8_re),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3234"> 3234   </a>                                                .dout_6_8_im(dout_6_8_im),  <span class="CT">// sfix22_En13</span>
</span><span><a class="LN" name="3235"> 3235   </a>                                                .dout_6_1_vld(dout_6_1_vld),
</span><span><a class="LN" name="3236"> 3236   </a>                                                .twdl_7_7_re(twdl_7_7_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3237"> 3237   </a>                                                .twdl_7_7_im(twdl_7_7_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3238"> 3238   </a>                                                .twdl_7_8_re(twdl_7_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3239"> 3239   </a>                                                .twdl_7_8_im(twdl_7_8_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3240"> 3240   </a>                                                .twdlXdin_7_re(twdlXdin_7_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3241"> 3241   </a>                                                .twdlXdin_7_im(twdlXdin_7_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3242"> 3242   </a>                                                .twdlXdin_8_re(twdlXdin_8_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3243"> 3243   </a>                                                .twdlXdin_8_im(twdlXdin_8_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3244"> 3244   </a>                                                );
</span><span><a class="LN" name="3245"> 3245   </a>
</span><span><a class="LN" name="3246"> 3246   </a>  RADIX22FFT_SDNF1_7_block1 u_SDNF1_7_5 (.clk(clk),
</span><span><a class="LN" name="3247"> 3247   </a>                                         .reset(reset),
</span><span><a class="LN" name="3248"> 3248   </a>                                         .twdlXdin_3_re(twdlXdin_3_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3249"> 3249   </a>                                         .twdlXdin_3_im(twdlXdin_3_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3250"> 3250   </a>                                         .twdlXdin_7_re(twdlXdin_7_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3251"> 3251   </a>                                         .twdlXdin_7_im(twdlXdin_7_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3252"> 3252   </a>                                         .twdlXdin_1_vld(twdlXdin_1_vld),
</span><span><a class="LN" name="3253"> 3253   </a>                                         .dout_5_re(dout_5_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3254"> 3254   </a>                                         .dout_5_im(dout_5_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3255"> 3255   </a>                                         .dout_6_re(dout_6_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3256"> 3256   </a>                                         .dout_6_im(dout_6_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3257"> 3257   </a>                                         );
</span><span><a class="LN" name="3258"> 3258   </a>
</span><span><a class="LN" name="3259"> 3259   </a>  RADIX22FFT_SDNF2_8 u_SDNF2_8_1 (.clk(clk),
</span><span><a class="LN" name="3260"> 3260   </a>                                  .reset(reset),
</span><span><a class="LN" name="3261"> 3261   </a>                                  .rotate_1(rotate_1),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="3262"> 3262   </a>                                  .dout_1_re(dout_1_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3263"> 3263   </a>                                  .dout_1_im(dout_1_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3264"> 3264   </a>                                  .dout_5_re(dout_5_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3265"> 3265   </a>                                  .dout_5_im(dout_5_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3266"> 3266   </a>                                  .dout_1_vld(dout_1_vld),
</span><span><a class="LN" name="3267"> 3267   </a>                                  .dout_1_re_1(dout_1_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3268"> 3268   </a>                                  .dout_1_im_1(dout_1_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3269"> 3269   </a>                                  .dout_2_re(dout_2_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3270"> 3270   </a>                                  .dout_2_im(dout_2_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3271"> 3271   </a>                                  .dout_8_vld(dout_8_vld)
</span><span><a class="LN" name="3272"> 3272   </a>                                  );
</span><span><a class="LN" name="3273"> 3273   </a>
</span><span><a class="LN" name="3274"> 3274   </a>  <span class="KW">assign</span> rotate_3 = 1'b0;
</span><span><a class="LN" name="3275"> 3275   </a>
</span><span><a class="LN" name="3276"> 3276   </a>
</span><span><a class="LN" name="3277"> 3277   </a>
</span><span><a class="LN" name="3278"> 3278   </a>  RADIX22FFT_SDNF1_7_block u_SDNF1_7_3 (.clk(clk),
</span><span><a class="LN" name="3279"> 3279   </a>                                        .reset(reset),
</span><span><a class="LN" name="3280"> 3280   </a>                                        .twdlXdin_2_re(twdlXdin_2_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3281"> 3281   </a>                                        .twdlXdin_2_im(twdlXdin_2_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3282"> 3282   </a>                                        .twdlXdin_6_re(twdlXdin_6_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3283"> 3283   </a>                                        .twdlXdin_6_im(twdlXdin_6_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3284"> 3284   </a>                                        .twdlXdin_1_vld(twdlXdin_1_vld),
</span><span><a class="LN" name="3285"> 3285   </a>                                        .dout_3_re(dout_3_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3286"> 3286   </a>                                        .dout_3_im(dout_3_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3287"> 3287   </a>                                        .dout_4_re(dout_4_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3288"> 3288   </a>                                        .dout_4_im(dout_4_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3289"> 3289   </a>                                        );
</span><span><a class="LN" name="3290"> 3290   </a>
</span><span><a class="LN" name="3291"> 3291   </a>  RADIX22FFT_SDNF1_7_block2 u_SDNF1_7_7 (.clk(clk),
</span><span><a class="LN" name="3292"> 3292   </a>                                         .reset(reset),
</span><span><a class="LN" name="3293"> 3293   </a>                                         .twdlXdin_4_re(twdlXdin_4_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3294"> 3294   </a>                                         .twdlXdin_4_im(twdlXdin_4_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3295"> 3295   </a>                                         .twdlXdin_8_re(twdlXdin_8_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3296"> 3296   </a>                                         .twdlXdin_8_im(twdlXdin_8_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3297"> 3297   </a>                                         .twdlXdin_1_vld(twdlXdin_1_vld),
</span><span><a class="LN" name="3298"> 3298   </a>                                         .dout_7_re(dout_7_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3299"> 3299   </a>                                         .dout_7_im(dout_7_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3300"> 3300   </a>                                         .dout_8_re(dout_8_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3301"> 3301   </a>                                         .dout_8_im(dout_8_im)  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3302"> 3302   </a>                                         );
</span><span><a class="LN" name="3303"> 3303   </a>
</span><span><a class="LN" name="3304"> 3304   </a>  RADIX22FFT_SDNF2_8_block u_SDNF2_8_3 (.clk(clk),
</span><span><a class="LN" name="3305"> 3305   </a>                                        .reset(reset),
</span><span><a class="LN" name="3306"> 3306   </a>                                        .rotate_3(rotate_3),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="3307"> 3307   </a>                                        .dout_3_re(dout_3_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3308"> 3308   </a>                                        .dout_3_im(dout_3_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3309"> 3309   </a>                                        .dout_7_re(dout_7_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3310"> 3310   </a>                                        .dout_7_im(dout_7_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3311"> 3311   </a>                                        .dout_1_vld(dout_1_vld),
</span><span><a class="LN" name="3312"> 3312   </a>                                        .dout_3_re_1(dout_3_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3313"> 3313   </a>                                        .dout_3_im_1(dout_3_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3314"> 3314   </a>                                        .dout_4_re(dout_4_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3315"> 3315   </a>                                        .dout_4_im(dout_4_im_1)  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3316"> 3316   </a>                                        );
</span><span><a class="LN" name="3317"> 3317   </a>
</span><span><a class="LN" name="3318"> 3318   </a>  TWDLROM_9_2 u_twdlROM_9_2 (.clk(clk),
</span><span><a class="LN" name="3319"> 3319   </a>                             .reset(reset),
</span><span><a class="LN" name="3320"> 3320   </a>                             .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3321"> 3321   </a>                             .twdl_9_2_re(twdl_9_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3322"> 3322   </a>                             .twdl_9_2_im(twdl_9_2_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3323"> 3323   </a>                             );
</span><span><a class="LN" name="3324"> 3324   </a>
</span><span><a class="LN" name="3325"> 3325   </a>  RADIX22FFT_SDNF1_9 u_SDNF1_9_1 (.clk(clk),
</span><span><a class="LN" name="3326"> 3326   </a>                                  .reset(reset),
</span><span><a class="LN" name="3327"> 3327   </a>                                  .dout_1_re(dout_1_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3328"> 3328   </a>                                  .dout_1_im(dout_1_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3329"> 3329   </a>                                  .dout_3_re(dout_3_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3330"> 3330   </a>                                  .dout_3_im(dout_3_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3331"> 3331   </a>                                  .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3332"> 3332   </a>                                  .twdl_9_2_re(twdl_9_2_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3333"> 3333   </a>                                  .twdl_9_2_im(twdl_9_2_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3334"> 3334   </a>                                  .dout_1_re_1(dout_1_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3335"> 3335   </a>                                  .dout_1_im_1(dout_1_im_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3336"> 3336   </a>                                  .dout_2_re(dout_2_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3337"> 3337   </a>                                  .dout_2_im(dout_2_im_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3338"> 3338   </a>                                  .dout_2_vld(dout_2_vld)
</span><span><a class="LN" name="3339"> 3339   </a>                                  );
</span><span><a class="LN" name="3340"> 3340   </a>
</span><span><a class="LN" name="3341"> 3341   </a>  <span class="KW">assign</span> dataOut_re_0 = dout_1_re_2;
</span><span><a class="LN" name="3342"> 3342   </a>
</span><span><a class="LN" name="3343"> 3343   </a>  <span class="KW">assign</span> dataOut_re_1 = dout_2_re_2;
</span><span><a class="LN" name="3344"> 3344   </a>
</span><span><a class="LN" name="3345"> 3345   </a>  TWDLROM_9_4 u_twdlROM_9_4 (.clk(clk),
</span><span><a class="LN" name="3346"> 3346   </a>                             .reset(reset),
</span><span><a class="LN" name="3347"> 3347   </a>                             .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3348"> 3348   </a>                             .twdl_9_4_re(twdl_9_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3349"> 3349   </a>                             .twdl_9_4_im(twdl_9_4_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3350"> 3350   </a>                             );
</span><span><a class="LN" name="3351"> 3351   </a>
</span><span><a class="LN" name="3352"> 3352   </a>  RADIX22FFT_SDNF1_9_block u_SDNF1_9_3 (.clk(clk),
</span><span><a class="LN" name="3353"> 3353   </a>                                        .reset(reset),
</span><span><a class="LN" name="3354"> 3354   </a>                                        .dout_2_re(dout_2_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3355"> 3355   </a>                                        .dout_2_im(dout_2_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3356"> 3356   </a>                                        .dout_4_re(dout_4_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3357"> 3357   </a>                                        .dout_4_im(dout_4_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3358"> 3358   </a>                                        .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3359"> 3359   </a>                                        .twdl_9_4_re(twdl_9_4_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3360"> 3360   </a>                                        .twdl_9_4_im(twdl_9_4_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3361"> 3361   </a>                                        .dout_3_re(dout_3_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3362"> 3362   </a>                                        .dout_3_im(dout_3_im_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3363"> 3363   </a>                                        .dout_4_re_1(dout_4_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3364"> 3364   </a>                                        .dout_4_im_1(dout_4_im_2)  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3365"> 3365   </a>                                        );
</span><span><a class="LN" name="3366"> 3366   </a>
</span><span><a class="LN" name="3367"> 3367   </a>  <span class="KW">assign</span> dataOut_re_2 = dout_3_re_2;
</span><span><a class="LN" name="3368"> 3368   </a>
</span><span><a class="LN" name="3369"> 3369   </a>  <span class="KW">assign</span> dataOut_re_3 = dout_4_re_2;
</span><span><a class="LN" name="3370"> 3370   </a>
</span><span><a class="LN" name="3371"> 3371   </a>  <span class="KW">assign</span> rotate_5 = 1'b1;
</span><span><a class="LN" name="3372"> 3372   </a>
</span><span><a class="LN" name="3373"> 3373   </a>
</span><span><a class="LN" name="3374"> 3374   </a>
</span><span><a class="LN" name="3375"> 3375   </a>  RADIX22FFT_SDNF2_8_block1 u_SDNF2_8_5 (.clk(clk),
</span><span><a class="LN" name="3376"> 3376   </a>                                         .reset(reset),
</span><span><a class="LN" name="3377"> 3377   </a>                                         .rotate_5(rotate_5),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="3378"> 3378   </a>                                         .dout_2_re(dout_2_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3379"> 3379   </a>                                         .dout_2_im(dout_2_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3380"> 3380   </a>                                         .dout_6_re(dout_6_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3381"> 3381   </a>                                         .dout_6_im(dout_6_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3382"> 3382   </a>                                         .dout_1_vld(dout_1_vld),
</span><span><a class="LN" name="3383"> 3383   </a>                                         .dout_5_re(dout_5_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3384"> 3384   </a>                                         .dout_5_im(dout_5_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3385"> 3385   </a>                                         .dout_6_re_1(dout_6_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3386"> 3386   </a>                                         .dout_6_im_1(dout_6_im_1)  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3387"> 3387   </a>                                         );
</span><span><a class="LN" name="3388"> 3388   </a>
</span><span><a class="LN" name="3389"> 3389   </a>  <span class="KW">assign</span> rotate_7 = 1'b1;
</span><span><a class="LN" name="3390"> 3390   </a>
</span><span><a class="LN" name="3391"> 3391   </a>
</span><span><a class="LN" name="3392"> 3392   </a>
</span><span><a class="LN" name="3393"> 3393   </a>  RADIX22FFT_SDNF2_8_block2 u_SDNF2_8_7 (.clk(clk),
</span><span><a class="LN" name="3394"> 3394   </a>                                         .reset(reset),
</span><span><a class="LN" name="3395"> 3395   </a>                                         .rotate_7(rotate_7),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="3396"> 3396   </a>                                         .dout_4_re(dout_4_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3397"> 3397   </a>                                         .dout_4_im(dout_4_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3398"> 3398   </a>                                         .dout_8_re(dout_8_re),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3399"> 3399   </a>                                         .dout_8_im(dout_8_im),  <span class="CT">// sfix23_En13</span>
</span><span><a class="LN" name="3400"> 3400   </a>                                         .dout_1_vld(dout_1_vld),
</span><span><a class="LN" name="3401"> 3401   </a>                                         .dout_7_re(dout_7_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3402"> 3402   </a>                                         .dout_7_im(dout_7_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3403"> 3403   </a>                                         .dout_8_re_1(dout_8_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3404"> 3404   </a>                                         .dout_8_im_1(dout_8_im_1)  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3405"> 3405   </a>                                         );
</span><span><a class="LN" name="3406"> 3406   </a>
</span><span><a class="LN" name="3407"> 3407   </a>  TWDLROM_9_6 u_twdlROM_9_6 (.clk(clk),
</span><span><a class="LN" name="3408"> 3408   </a>                             .reset(reset),
</span><span><a class="LN" name="3409"> 3409   </a>                             .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3410"> 3410   </a>                             .twdl_9_6_re(twdl_9_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3411"> 3411   </a>                             .twdl_9_6_im(twdl_9_6_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3412"> 3412   </a>                             );
</span><span><a class="LN" name="3413"> 3413   </a>
</span><span><a class="LN" name="3414"> 3414   </a>  RADIX22FFT_SDNF1_9_block1 u_SDNF1_9_5 (.clk(clk),
</span><span><a class="LN" name="3415"> 3415   </a>                                         .reset(reset),
</span><span><a class="LN" name="3416"> 3416   </a>                                         .dout_5_re(dout_5_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3417"> 3417   </a>                                         .dout_5_im(dout_5_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3418"> 3418   </a>                                         .dout_7_re(dout_7_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3419"> 3419   </a>                                         .dout_7_im(dout_7_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3420"> 3420   </a>                                         .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3421"> 3421   </a>                                         .twdl_9_6_re(twdl_9_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3422"> 3422   </a>                                         .twdl_9_6_im(twdl_9_6_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3423"> 3423   </a>                                         .dout_5_re_1(dout_5_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3424"> 3424   </a>                                         .dout_5_im_1(dout_5_im_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3425"> 3425   </a>                                         .dout_6_re(dout_6_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3426"> 3426   </a>                                         .dout_6_im(dout_6_im_2)  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3427"> 3427   </a>                                         );
</span><span><a class="LN" name="3428"> 3428   </a>
</span><span><a class="LN" name="3429"> 3429   </a>  <span class="KW">assign</span> dataOut_re_4 = dout_5_re_2;
</span><span><a class="LN" name="3430"> 3430   </a>
</span><span><a class="LN" name="3431"> 3431   </a>  <span class="KW">assign</span> dataOut_re_5 = dout_6_re_2;
</span><span><a class="LN" name="3432"> 3432   </a>
</span><span><a class="LN" name="3433"> 3433   </a>  TWDLROM_9_8 u_twdlROM_9_8 (.clk(clk),
</span><span><a class="LN" name="3434"> 3434   </a>                             .reset(reset),
</span><span><a class="LN" name="3435"> 3435   </a>                             .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3436"> 3436   </a>                             .twdl_9_8_re(twdl_9_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3437"> 3437   </a>                             .twdl_9_8_im(twdl_9_8_im)  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3438"> 3438   </a>                             );
</span><span><a class="LN" name="3439"> 3439   </a>
</span><span><a class="LN" name="3440"> 3440   </a>  RADIX22FFT_SDNF1_9_block2 u_SDNF1_9_7 (.clk(clk),
</span><span><a class="LN" name="3441"> 3441   </a>                                         .reset(reset),
</span><span><a class="LN" name="3442"> 3442   </a>                                         .dout_6_re(dout_6_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3443"> 3443   </a>                                         .dout_6_im(dout_6_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3444"> 3444   </a>                                         .dout_8_re(dout_8_re_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3445"> 3445   </a>                                         .dout_8_im(dout_8_im_1),  <span class="CT">// sfix24_En13</span>
</span><span><a class="LN" name="3446"> 3446   </a>                                         .dout_8_vld(dout_8_vld),
</span><span><a class="LN" name="3447"> 3447   </a>                                         .twdl_9_8_re(twdl_9_8_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3448"> 3448   </a>                                         .twdl_9_8_im(twdl_9_8_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="3449"> 3449   </a>                                         .dout_7_re(dout_7_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3450"> 3450   </a>                                         .dout_7_im(dout_7_im_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3451"> 3451   </a>                                         .dout_8_re_1(dout_8_re_2),  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3452"> 3452   </a>                                         .dout_8_im_1(dout_8_im_2)  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" name="3453"> 3453   </a>                                         );
</span><span><a class="LN" name="3454"> 3454   </a>
</span><span><a class="LN" name="3455"> 3455   </a>  <span class="KW">assign</span> dataOut_re_6 = dout_7_re_2;
</span><span><a class="LN" name="3456"> 3456   </a>
</span><span><a class="LN" name="3457"> 3457   </a>  <span class="KW">assign</span> dataOut_re_7 = dout_8_re_2;
</span><span><a class="LN" name="3458"> 3458   </a>
</span><span><a class="LN" name="3459"> 3459   </a>  <span class="KW">assign</span> dataOut_im_0 = dout_1_im_2;
</span><span><a class="LN" name="3460"> 3460   </a>
</span><span><a class="LN" name="3461"> 3461   </a>  <span class="KW">assign</span> dataOut_im_1 = dout_2_im_2;
</span><span><a class="LN" name="3462"> 3462   </a>
</span><span><a class="LN" name="3463"> 3463   </a>  <span class="KW">assign</span> dataOut_im_2 = dout_3_im_2;
</span><span><a class="LN" name="3464"> 3464   </a>
</span><span><a class="LN" name="3465"> 3465   </a>  <span class="KW">assign</span> dataOut_im_3 = dout_4_im_2;
</span><span><a class="LN" name="3466"> 3466   </a>
</span><span><a class="LN" name="3467"> 3467   </a>  <span class="KW">assign</span> dataOut_im_4 = dout_5_im_2;
</span><span><a class="LN" name="3468"> 3468   </a>
</span><span><a class="LN" name="3469"> 3469   </a>  <span class="KW">assign</span> dataOut_im_5 = dout_6_im_2;
</span><span><a class="LN" name="3470"> 3470   </a>
</span><span><a class="LN" name="3471"> 3471   </a>  <span class="KW">assign</span> dataOut_im_6 = dout_7_im_2;
</span><span><a class="LN" name="3472"> 3472   </a>
</span><span><a class="LN" name="3473"> 3473   </a>  <span class="KW">assign</span> dataOut_im_7 = dout_8_im_2;
</span><span><a class="LN" name="3474"> 3474   </a>
</span><span><a class="LN" name="3475"> 3475   </a>  <span class="KW">assign</span> validOut = dout_2_vld;
</span><span><a class="LN" name="3476"> 3476   </a>
</span><span><a class="LN" name="3477"> 3477   </a><span class="KW">endmodule</span>  <span class="CT">// FFT</span>
</span><span><a class="LN" name="3478"> 3478   </a>
</span><span><a class="LN" name="3479"> 3479   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>