{
  "task_id": "cf_31556",
  "entry_point": "add_vxlan_ip_ports",
  "mutant_count": 9,
  "mutants": [
    {
      "operator": "ASR",
      "lineno": 13,
      "original_line": "next_vxlan_port += 1",
      "mutated_line": "next_vxlan_port -= 1",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 1\n    next_vxlan_port -= 1\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "next_vxlan_port = 1",
      "mutated_line": "next_vxlan_port = 2",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 2\n    next_vxlan_port += 1\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "next_vxlan_port = 1",
      "mutated_line": "next_vxlan_port = 0",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 0\n    next_vxlan_port += 1\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "next_vxlan_port = 1",
      "mutated_line": "next_vxlan_port = 0",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 0\n    next_vxlan_port += 1\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "next_vxlan_port = 1",
      "mutated_line": "next_vxlan_port = -1",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = -1\n    next_vxlan_port += 1\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 13,
      "original_line": "next_vxlan_port += 1",
      "mutated_line": "next_vxlan_port += 2",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 1\n    next_vxlan_port += 2\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 13,
      "original_line": "next_vxlan_port += 1",
      "mutated_line": "next_vxlan_port += 0",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 1\n    next_vxlan_port += 0\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 13,
      "original_line": "next_vxlan_port += 1",
      "mutated_line": "next_vxlan_port += 0",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 1\n    next_vxlan_port += 0\n    return next_vxlan_port"
    },
    {
      "operator": "CRP",
      "lineno": 13,
      "original_line": "next_vxlan_port += 1",
      "mutated_line": "next_vxlan_port += -1",
      "code": "def add_vxlan_ip_ports(interface_name):\n    vxlan_port = simulate_vxlan_port_addition(interface_name)\n    return vxlan_port\n\ndef simulate_vxlan_port_addition(interface_name):\n    next_vxlan_port = 1\n    next_vxlan_port += -1\n    return next_vxlan_port"
    }
  ]
}