{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 04:42:43 2021 " "Info: Processing started: Tue Sep 14 04:42:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 80 88 256 96 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\] 229.73 MHz 4.353 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 229.73 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\]\" (period= 4.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register register " "Info: + Longest register to register delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y5_N0 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N0; Fanout = 8; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.747 ns) 1.647 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella0~COUT 2 COMB LC_X6_Y5_N0 2 " "Info: 2: + IC(0.900 ns) + CELL(0.747 ns) = 1.647 ns; Loc. = LC_X6_Y5_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.770 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella1~COUT 3 COMB LC_X6_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.770 ns; Loc. = LC_X6_Y5_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.893 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella2~COUT 4 COMB LC_X6_Y5_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.893 ns; Loc. = LC_X6_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.016 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella3~COUT 5 COMB LC_X6_Y5_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.016 ns; Loc. = LC_X6_Y5_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.277 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella4~COUT 6 COMB LC_X6_Y5_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.277 ns; Loc. = LC_X6_Y5_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.644 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\] 7 REG LC_X6_Y5_N7 4 " "Info: 7: + IC(0.000 ns) + CELL(1.367 ns) = 3.644 ns; Loc. = LC_X6_Y5_N7; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 75.30 % ) " "Info: Total cell delay = 2.744 ns ( 75.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 24.70 % ) " "Info: Total interconnect delay = 0.900 ns ( 24.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 80 88 256 96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\] 2 REG LC_X6_Y5_N7 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N7; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 80 88 256 96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y5_N0 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N0; Fanout = 8; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK compare1 lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\] 15.172 ns register " "Info: tco from clock \"CLK\" to destination pin \"compare1\" through register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\]\" is 15.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 80 88 256 96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\] 2 REG LC_X6_Y5_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N4; Fanout = 5; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.977 ns + Longest register pin " "Info: + Longest register to pin delay is 10.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\] 1 REG LC_X6_Y5_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N4; Fanout = 5; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cntr_nlh.tdf" 98 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.740 ns) 2.002 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~0 2 COMB LC_X6_Y5_N9 1 " "Info: 2: + IC(1.262 ns) + CELL(0.740 ns) = 2.002 ns; Loc. = LC_X6_Y5_N9; Fanout = 1; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.511 ns) 4.250 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~1 3 COMB LC_X2_Y5_N0 1 " "Info: 3: + IC(1.737 ns) + CELL(0.511 ns) = 4.250 ns; Loc. = LC_X2_Y5_N0; Fanout = 1; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.511 ns) 6.662 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|ageb 4 COMB LC_X5_Y6_N8 9 " "Info: 4: + IC(1.901 ns) + CELL(0.511 ns) = 6.662 ns; Loc. = LC_X5_Y6_N8; Fanout = 9; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(2.322 ns) 10.977 ns compare1 5 PIN PIN_44 0 " "Info: 5: + IC(1.993 ns) + CELL(2.322 ns) = 10.977 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'compare1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb compare1 } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 112 808 984 128 "compare1" "" } { 264 608 680 280 "compare1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.084 ns ( 37.21 % ) " "Info: Total cell delay = 4.084 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 62.79 % ) " "Info: Total interconnect delay = 6.893 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.977 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb compare1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.977 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb {} compare1 {} } { 0.000ns 1.262ns 1.737ns 1.901ns 1.993ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.977 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb compare1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.977 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[4] {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb {} compare1 {} } { 0.000ns 1.262ns 1.737ns 1.901ns 1.993ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "T\[5\] compare1 13.745 ns Longest " "Info: Longest tpd from source pin \"T\[5\]\" to destination pin \"compare1\" is 13.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns T\[5\] 1 PIN PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 3; PIN Node = 'T\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T[5] } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 120 88 256 136 "T\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.096 ns) + CELL(0.511 ns) 4.770 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~0 2 COMB LC_X6_Y5_N9 1 " "Info: 2: + IC(3.096 ns) + CELL(0.511 ns) = 4.770 ns; Loc. = LC_X6_Y5_N9; Fanout = 1; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { T[5] lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.511 ns) 7.018 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~1 3 COMB LC_X2_Y5_N0 1 " "Info: 3: + IC(1.737 ns) + CELL(0.511 ns) = 7.018 ns; Loc. = LC_X2_Y5_N0; Fanout = 1; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|aeb_int~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.511 ns) 9.430 ns lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|ageb 4 COMB LC_X5_Y6_N8 9 " "Info: 4: + IC(1.901 ns) + CELL(0.511 ns) = 9.430 ns; Loc. = LC_X5_Y6_N8; Fanout = 9; COMB Node = 'lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_d7g:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_d7g.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/PWM/db/cmpr_d7g.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(2.322 ns) 13.745 ns compare1 5 PIN PIN_44 0 " "Info: 5: + IC(1.993 ns) + CELL(2.322 ns) = 13.745 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'compare1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb compare1 } "NODE_NAME" } } { "pwm.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Quatus project/PWM/pwm.bdf" { { 112 808 984 128 "compare1" "" } { 264 608 680 280 "compare1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.018 ns ( 36.51 % ) " "Info: Total cell delay = 5.018 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.727 ns ( 63.49 % ) " "Info: Total interconnect delay = 8.727 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.745 ns" { T[5] lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb compare1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.745 ns" { T[5] {} T[5]~combout {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~0 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|aeb_int~1 {} lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_d7g:auto_generated|ageb {} compare1 {} } { 0.000ns 0.000ns 3.096ns 1.737ns 1.901ns 1.993ns } { 0.000ns 1.163ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 04:42:43 2021 " "Info: Processing ended: Tue Sep 14 04:42:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
