{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162_core.v@81:91@HdlIdDef", "    \n    // internal signals\n    \n    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122_core.v@118:128", "  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n\n  assign dac_valid_0 = 1'b1;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@85:95", "  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@92:102", "  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n\n  // defaults\n\n  assign dac_valid = 1'b1;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@83:93", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@97:107", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@80:90", "    \n    \n    // internal signals\n    \n    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@109:119", "  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n  assign dac_valid_0 = 1'b1;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@98:108", "\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@87:97", "  // internal registers\n\n  // internal signals\n\n  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@89:99", "  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n  assign dac_valid_0 = 1'b1;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@88:98", "\n  // internal signals\n\n  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@81:91", "  // internal registers\n\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@80:90", "\n  // internal registers\n\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@91:101", "  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n\n  // defaults\n\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@85:95", "    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n    \n    // dac valid\n    \n    assign dac_valid = 1'b1;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@96:106", "\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@86:96", "\n  // internal registers\n\n  // internal signals\n\n  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@83:93", "    \n    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n    \n    // dac valid\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@87:97", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@111:121", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@90:100", "\n  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n\n  // defaults\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@95:105", "  // internal registers\n\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@109:119", "  // internal registers\n\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@82:92", "    // internal signals\n    \n    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n    \n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@82:92", "\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@108:118", "  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@112:122", "\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@94:104", "\n  // internal registers\n\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@79:89", "    // internal registers\n    \n    \n    // internal signals\n    \n    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@88:98", "  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@116:126", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@89:99", "  // internal signals\n\n  wire              dac_sync_s;\n  wire              dac_datafmt_s;\n  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@110:120", "\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@86:96", "  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@93:103", "  wire    [ 31:0]   up_rdata_0_s;\n  wire              up_rack_0_s;\n  wire              up_wack_0_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n  wire              up_wack_s;\n\n  // defaults\n\n  assign dac_valid = 1'b1;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@115:125", "  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@84:94", "\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@84:94", "    wire              dac_sync_s;\n    wire              dac_datafmt_s;\n    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n    \n    // dac valid\n    \n"], ["hdl/library/axi_ad9162/axi_ad9162_core.v@86:96", "    wire    [ 31:0]   up_rdata_0_s;\n    wire              up_rack_0_s;\n    wire              up_wack_0_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    wire              up_wack_s;\n    \n    // dac valid\n    \n    assign dac_valid = 1'b1;\n    \n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@117:127", "  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n\n"]], "Diff Content": {"Delete": [[86, "    wire    [ 31:0]   up_rdata_0_s;\n"]], "Add": []}}