set eprj_proj_name "sea_wb_ag"
set eprj_def_root "src/main.eprj"
set eprj_top_entity "main"
set eprj_board_part ""
set eprj_board_files_path ""
set eprj_part "xc7s15ftgb196-1"
set eprj_target_language "VHDL"
set eprj_simulator_language "Mixed"
set eprj_default_lib "work"
set eprj_synth_flow "Vivado Synthesis 2019"
set eprj_synth_strategy "Flow_PerfOptimized_high"
set eprj_impl_flow "Vivado Implementation 2017"
set eprj_impl_strategy "Performance_Retiming"
set eprj_vivado_version "2019.1"
set eprj_vivado_version_allow_upgrade true
