// Seed: 2048692294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_5 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1
    , id_13,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    output tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_14,
    output supply0 id_10,
    input wor id_11
);
  assign id_10 = id_4;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
