version 3
E:/Programs and Simulations/GitHub/MIPS_SingleCycle/PC.vhd
PC
VHDL
VHDL
PC_TBW.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
0
0
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
CurrAddr
CLK
NextAddr
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
CurrAddr_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
NextAddr
CurrAddr
SIGNAL_ORDER_END
-X-X-X-

