{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 16:20:46 2015 " "Info: Processing started: Mon Jun 01 16:20:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/dsc_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/dsc_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSC_COUNTER-Behavioral " "Info: Found design unit 1: DSC_COUNTER-Behavioral" {  } { { "../SRC/DSC_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/DSC_COUNTER.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DSC_COUNTER " "Info: Found entity 1: DSC_COUNTER" {  } { { "../SRC/DSC_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/DSC_COUNTER.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lhcf_fc_scaler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lhcf_fc_scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LHCF_FC_SCALER-rtl " "Info: Found design unit 1: LHCF_FC_SCALER-rtl" {  } { { "../SRC/LHCF_FC_SCALER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_FC_SCALER.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LHCF_FC_SCALER " "Info: Found entity 1: LHCF_FC_SCALER" {  } { { "../SRC/LHCF_FC_SCALER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_FC_SCALER.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/ram_dport_a6d32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/ram_dport_a6d32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dport_a6d32-SYN " "Info: Found design unit 1: ram_dport_a6d32-SYN" {  } { { "../SRC/RAM_DPORT_A6D32.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_DPORT_A6D32.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_DPORT_A6D32 " "Info: Found entity 1: RAM_DPORT_A6D32" {  } { { "../SRC/RAM_DPORT_A6D32.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_DPORT_A6D32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/ram_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/ram_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_COUNTER-Behavioral " "Info: Found design unit 1: RAM_COUNTER-Behavioral" {  } { { "../SRC/RAM_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_COUNTER.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_COUNTER " "Info: Found entity 1: RAM_COUNTER" {  } { { "../SRC/RAM_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_COUNTER.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_COUNTER2-Behavioral " "Info: Found design unit 1: CLK_COUNTER2-Behavioral" {  } { { "../SRC/CLK_COUNTER2.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER2.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_COUNTER2 " "Info: Found entity 1: CLK_COUNTER2" {  } { { "../SRC/CLK_COUNTER2.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER2.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/buffer_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/buffer_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFER_COUNTER-Behavioral " "Info: Found design unit 1: BUFFER_COUNTER-Behavioral" {  } { { "../SRC/BUFFER_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/BUFFER_COUNTER.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_COUNTER " "Info: Found entity 1: BUFFER_COUNTER" {  } { { "../SRC/BUFFER_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/BUFFER_COUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_COUNTER-Behavioral " "Info: Found design unit 1: CLK_COUNTER-Behavioral" {  } { { "../SRC/CLK_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_COUNTER " "Info: Found entity 1: CLK_COUNTER" {  } { { "../SRC/CLK_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic01-Behavioral " "Info: Found design unit 1: triggerlogic01-Behavioral" {  } { { "../SRC/triggerlogic01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic01.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic01 " "Info: Found entity 1: triggerlogic01" {  } { { "../SRC/triggerlogic01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic01.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/buffer_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/buffer_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFER_SIGNAL-Behavioral " "Info: Found design unit 1: BUFFER_SIGNAL-Behavioral" {  } { { "../SRC/BUFFER_SIGNAL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/BUFFER_SIGNAL.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_SIGNAL " "Info: Found entity 1: BUFFER_SIGNAL" {  } { { "../SRC/BUFFER_SIGNAL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/BUFFER_SIGNAL.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_bptx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_bptx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_BPTX-Behavioral " "Info: Found design unit 1: LOGIC_BPTX-Behavioral" {  } { { "../SRC/LOGIC_BPTX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_BPTX.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_BPTX " "Info: Found entity 1: LOGIC_BPTX" {  } { { "../SRC/LOGIC_BPTX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_BPTX.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERNALCOUNTER3-Behavioral " "Info: Found design unit 1: INTERNALCOUNTER3-Behavioral" {  } { { "../SRC/INTERNALCOUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER3.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INTERNALCOUNTER3 " "Info: Found entity 1: INTERNALCOUNTER3" {  } { { "../SRC/INTERNALCOUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER3.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERNALCOUNTER-Behavioral " "Info: Found design unit 1: INTERNALCOUNTER-Behavioral" {  } { { "../SRC/INTERNALCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INTERNALCOUNTER " "Info: Found entity 1: INTERNALCOUNTER" {  } { { "../SRC/INTERNALCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/gateanddelay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/gateanddelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATEandDELAY-Behavioral " "Info: Found design unit 1: GATEandDELAY-Behavioral" {  } { { "../SRC/GATEandDELAY.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/GATEandDELAY.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GATEandDELAY " "Info: Found entity 1: GATEandDELAY" {  } { { "../SRC/GATEandDELAY.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/GATEandDELAY.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/deswidth.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/deswidth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSCWIDTH-Behavioral " "Info: Found design unit 1: DSCWIDTH-Behavioral" {  } { { "../SRC/DESWIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/DESWIDTH.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DSCWIDTH " "Info: Found entity 1: DSCWIDTH" {  } { { "../SRC/DESWIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/DESWIDTH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic05.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic05-Behavioral " "Info: Found design unit 1: triggerlogic05-Behavioral" {  } { { "../SRC/triggerlogic05.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic05.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic05 " "Info: Found entity 1: triggerlogic05" {  } { { "../SRC/triggerlogic05.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic05.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic02.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic02-Behavioral " "Info: Found design unit 1: triggerlogic02-Behavioral" {  } { { "../SRC/triggerlogic02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic02.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic02 " "Info: Found entity 1: triggerlogic02" {  } { { "../SRC/triggerlogic02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic02.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/testout.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/testout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTOUT-Behavioral " "Info: Found design unit 1: TESTOUT-Behavioral" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TESTOUT " "Info: Found entity 1: TESTOUT" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/synchronize.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNCHRONIZE-Behavioral " "Info: Found design unit 1: SYNCHRONIZE-Behavioral" {  } { { "../SRC/SYNCHRONIZE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SYNCHRONIZE.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SYNCHRONIZE " "Info: Found entity 1: SYNCHRONIZE" {  } { { "../SRC/SYNCHRONIZE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SYNCHRONIZE.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/scounter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/scounter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOUNTER3-Behavioral " "Info: Found design unit 1: SCOUNTER3-Behavioral" {  } { { "../SRC/SCOUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SCOUNTER3.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOUNTER3 " "Info: Found entity 1: SCOUNTER3" {  } { { "../SRC/SCOUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SCOUNTER3.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/presetcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/presetcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRESETCOUNTER-Behavioral " "Info: Found design unit 1: PRESETCOUNTER-Behavioral" {  } { { "../SRC/PRESETCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PRESETCOUNTER.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PRESETCOUNTER " "Info: Found entity 1: PRESETCOUNTER" {  } { { "../SRC/PRESETCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PRESETCOUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lb_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lb_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LB_INT-rtl " "Info: Found design unit 1: LB_INT-rtl" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 246 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LB_INT " "Info: Found entity 1: LB_INT" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-Behavioral " "Info: Found design unit 1: shift_register-Behavioral" {  } { { "../SRC/shift_reg.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/shift_reg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Info: Found entity 1: shift_register" {  } { { "../SRC/shift_reg.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/shift_reg.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_divi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_divi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divi-rtl " "Info: Found design unit 1: clk_divi-rtl" {  } { { "../SRC/clk_divi.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/clk_divi.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_divi " "Info: Found entity 1: clk_divi" {  } { { "../SRC/clk_divi.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/clk_divi.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/components.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Info: Found design unit 1: components" {  } { { "../SRC/components.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/components.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 components-body " "Info: Found design unit 2: components-body" {  } { { "../SRC/components.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/components.vhd" 1508 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lhcf_logic_main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/lhcf_logic_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LHCF_LOGIC_MAIN-rtl " "Info: Found design unit 1: LHCF_LOGIC_MAIN-rtl" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LHCF_LOGIC_MAIN " "Info: Found entity 1: LHCF_LOGIC_MAIN" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/linedelay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/linedelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LINEDELAY-Behavioral " "Info: Found design unit 1: LINEDELAY-Behavioral" {  } { { "../SRC/LINEDELAY.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LINEDELAY.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LINEDELAY " "Info: Found entity 1: LINEDELAY" {  } { { "../SRC/LINEDELAY.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LINEDELAY.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/internalcounter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERNALCOUNTER4-Behavioral " "Info: Found design unit 1: INTERNALCOUNTER4-Behavioral" {  } { { "../SRC/INTERNALCOUNTER4.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER4.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INTERNALCOUNTER4 " "Info: Found entity 1: INTERNALCOUNTER4" {  } { { "../SRC/INTERNALCOUNTER4.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/INTERNALCOUNTER4.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_fc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_fc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_FC-Behavioral " "Info: Found design unit 1: LOGIC_FC-Behavioral" {  } { { "../SRC/LOGIC_FC.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_FC.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_FC " "Info: Found entity 1: LOGIC_FC" {  } { { "../SRC/LOGIC_FC.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_FC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FC_MODULE-Behavioral " "Info: Found design unit 1: FC_MODULE-Behavioral" {  } { { "../SRC/FC_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_MODULE.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FC_MODULE " "Info: Found entity 1: FC_MODULE" {  } { { "../SRC/FC_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_MODULE.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shower_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shower_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHOWER_MODULE-Behavioral " "Info: Found design unit 1: SHOWER_MODULE-Behavioral" {  } { { "../SRC/SHOWER_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHOWER_MODULE " "Info: Found entity 1: SHOWER_MODULE" {  } { { "../SRC/SHOWER_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/special_trg_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/special_trg_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPECIAL_TRG_MODULE-Behavioral " "Info: Found design unit 1: SPECIAL_TRG_MODULE-Behavioral" {  } { { "../SRC/SPECIAL_TRG_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SPECIAL_TRG_MODULE.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPECIAL_TRG_MODULE " "Info: Found entity 1: SPECIAL_TRG_MODULE" {  } { { "../SRC/SPECIAL_TRG_MODULE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SPECIAL_TRG_MODULE.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/control_flag.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/control_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_FLAG-Behavioral " "Info: Found design unit 1: CONTROL_FLAG-Behavioral" {  } { { "../SRC/CONTROL_FLAG.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CONTROL_FLAG.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_FLAG " "Info: Found entity 1: CONTROL_FLAG" {  } { { "../SRC/CONTROL_FLAG.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CONTROL_FLAG.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/counter_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/counter_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_N-Behavior " "Info: Found design unit 1: COUNTER_N-Behavior" {  } { { "../SRC/COUNTER_N.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/COUNTER_N.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_N " "Info: Found entity 1: COUNTER_N" {  } { { "../SRC/COUNTER_N.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/COUNTER_N.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/linedelay_fix.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/linedelay_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LINEDELAY_FIX-Behavioral " "Info: Found design unit 1: LINEDELAY_FIX-Behavioral" {  } { { "../SRC/LINEDELAY_FIX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LINEDELAY_FIX.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LINEDELAY_FIX " "Info: Found entity 1: LINEDELAY_FIX" {  } { { "../SRC/LINEDELAY_FIX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LINEDELAY_FIX.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/syc_width.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/syc_width.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYC_WIDTH-Behavioral " "Info: Found design unit 1: SYC_WIDTH-Behavioral" {  } { { "../SRC/SYC_WIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SYC_WIDTH.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SYC_WIDTH " "Info: Found entity 1: SYC_WIDTH" {  } { { "../SRC/SYC_WIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SYC_WIDTH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_width.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_width.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FC_WIDTH-Behavioral " "Info: Found design unit 1: FC_WIDTH-Behavioral" {  } { { "../SRC/FC_WIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_WIDTH.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FC_WIDTH " "Info: Found entity 1: FC_WIDTH" {  } { { "../SRC/FC_WIDTH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_WIDTH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/latch_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/latch_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_M-Behavioral " "Info: Found design unit 1: LATCH_M-Behavioral" {  } { { "../SRC/LATCH_M.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LATCH_M.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_M " "Info: Found entity 1: LATCH_M" {  } { { "../SRC/LATCH_M.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LATCH_M.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fifo_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fifo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_COUNTER-Behavioral " "Info: Found design unit 1: FIFO_COUNTER-Behavioral" {  } { { "../SRC/FIFO_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FIFO_COUNTER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_COUNTER " "Info: Found entity 1: FIFO_COUNTER" {  } { { "../SRC/FIFO_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FIFO_COUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg_b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REG_B-Behavioral " "Info: Found design unit 1: SHIFT_REG_B-Behavioral" {  } { { "../SRC/SHIFT_REG_B.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHIFT_REG_B.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG_B " "Info: Found entity 1: SHIFT_REG_B" {  } { { "../SRC/SHIFT_REG_B.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHIFT_REG_B.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg_a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shift_reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REG_A-Behavioral " "Info: Found design unit 1: SHIFT_REG_A-Behavioral" {  } { { "../SRC/SHIFT_REG_A.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHIFT_REG_A.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG_A " "Info: Found entity 1: SHIFT_REG_A" {  } { { "../SRC/SHIFT_REG_A.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHIFT_REG_A.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../SRC/MUX.vhd " "Warning: Entity \"MUX\" obtained from \"../SRC/MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "../SRC/MUX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/MUX.vhd" 30 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Behavioral " "Info: Found design unit 1: MUX-Behavioral" {  } { { "../SRC/MUX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/MUX.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info: Found entity 1: MUX" {  } { { "../SRC/MUX.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/MUX.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/sounter_2latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/sounter_2latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOUNTER_2LATCH-Behavioral " "Info: Found design unit 1: SCOUNTER_2LATCH-Behavioral" {  } { { "../SRC/SOUNTER_2LATCH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SOUNTER_2LATCH.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOUNTER_2LATCH " "Info: Found entity 1: SCOUNTER_2LATCH" {  } { { "../SRC/SOUNTER_2LATCH.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SOUNTER_2LATCH.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic06.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic06-Behavioral " "Info: Found design unit 1: triggerlogic06-Behavioral" {  } { { "../SRC/triggerlogic06.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic06.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic06 " "Info: Found entity 1: triggerlogic06" {  } { { "../SRC/triggerlogic06.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic06.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic07.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic07-Behavioral " "Info: Found design unit 1: triggerlogic07-Behavioral" {  } { { "../SRC/triggerlogic07.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic07.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic07 " "Info: Found entity 1: triggerlogic07" {  } { { "../SRC/triggerlogic07.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic07.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic08.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/triggerlogic08.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggerlogic08-Behavioral " "Info: Found design unit 1: triggerlogic08-Behavioral" {  } { { "../SRC/triggerlogic08.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic08.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 triggerlogic08 " "Info: Found entity 1: triggerlogic08" {  } { { "../SRC/triggerlogic08.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/triggerlogic08.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_COUNTER3-Behavioral " "Info: Found design unit 1: CLK_COUNTER3-Behavioral" {  } { { "../SRC/CLK_COUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER3.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_COUNTER3 " "Info: Found entity 1: CLK_COUNTER3" {  } { { "../SRC/CLK_COUNTER3.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_COUNTER3.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_fc01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_fc01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_FC01-Behavioral " "Info: Found design unit 1: LOGIC_FC01-Behavioral" {  } { { "../SRC/LOGIC_FC01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_FC01.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_FC01 " "Info: Found entity 1: LOGIC_FC01" {  } { { "../SRC/LOGIC_FC01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_FC01.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_module01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/fc_module01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FC_MODULE01-Behavioral " "Info: Found design unit 1: FC_MODULE01-Behavioral" {  } { { "../SRC/FC_MODULE01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_MODULE01.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FC_MODULE01 " "Info: Found entity 1: FC_MODULE01" {  } { { "../SRC/FC_MODULE01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_MODULE01.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shower_module02.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/shower_module02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHOWER_MODULE02-Behavioral " "Info: Found design unit 1: SHOWER_MODULE02-Behavioral" {  } { { "../SRC/SHOWER_MODULE02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE02.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHOWER_MODULE02 " "Info: Found entity 1: SHOWER_MODULE02" {  } { { "../SRC/SHOWER_MODULE02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE02.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/special_trg_module02.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/special_trg_module02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPECIAL_TRG_MODULE02-Behavioral " "Info: Found design unit 1: SPECIAL_TRG_MODULE02-Behavioral" {  } { { "../SRC/SPECIAL_TRG_MODULE02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SPECIAL_TRG_MODULE02.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPECIAL_TRG_MODULE02 " "Info: Found entity 1: SPECIAL_TRG_MODULE02" {  } { { "../SRC/SPECIAL_TRG_MODULE02.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SPECIAL_TRG_MODULE02.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_bptx01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/logic_bptx01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_BPTX01-Behavioral " "Info: Found design unit 1: LOGIC_BPTX01-Behavioral" {  } { { "../SRC/LOGIC_BPTX01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_BPTX01.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_BPTX01 " "Info: Found entity 1: LOGIC_BPTX01" {  } { { "../SRC/LOGIC_BPTX01.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LOGIC_BPTX01.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/scounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/scounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOUNTER-Behavioral " "Info: Found design unit 1: SCOUNTER-Behavioral" {  } { { "../SRC/SCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SCOUNTER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOUNTER " "Info: Found entity 1: SCOUNTER" {  } { { "../SRC/SCOUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SCOUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_pulse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/clk_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_PULSE-Behavioral " "Info: Found design unit 1: CLK_PULSE-Behavioral" {  } { { "../SRC/CLK_PULSE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_PULSE.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_PULSE " "Info: Found entity 1: CLK_PULSE" {  } { { "../SRC/CLK_PULSE.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_PULSE.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/en_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /fpga/triggersystem/quartus2/lhcf_13tev_main_ver2.0/src/en_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EN_COUNTER-Behavioral " "Info: Found design unit 1: EN_COUNTER-Behavioral" {  } { { "../SRC/EN_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/EN_COUNTER.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EN_COUNTER " "Info: Found entity 1: EN_COUNTER" {  } { { "../SRC/EN_COUNTER.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/EN_COUNTER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LHCF_LOGIC_MAIN " "Info: Elaborating entity \"LHCF_LOGIC_MAIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nOED LHCF_LOGIC_MAIN.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(35): used implicit default value for signal \"nOED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SELD LHCF_LOGIC_MAIN.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(40): used implicit default value for signal \"SELD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nSTART LHCF_LOGIC_MAIN.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(58): used implicit default value for signal \"nSTART\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "START LHCF_LOGIC_MAIN.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(59): used implicit default value for signal \"START\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WR_DLY0 LHCF_LOGIC_MAIN.vhd(61) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(61): used implicit default value for signal \"WR_DLY0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WR_DLY1 LHCF_LOGIC_MAIN.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(62): used implicit default value for signal \"WR_DLY1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DIRDDLY LHCF_LOGIC_MAIN.vhd(63) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(63): used implicit default value for signal \"DIRDDLY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nOEDDLY0 LHCF_LOGIC_MAIN.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(65): used implicit default value for signal \"nOEDDLY0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nOEDDLY1 LHCF_LOGIC_MAIN.vhd(66) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(66): used implicit default value for signal \"nOEDDLY1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nLEDG LHCF_LOGIC_MAIN.vhd(69) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(69): used implicit default value for signal \"nLEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nLEDR LHCF_LOGIC_MAIN.vhd(70) " "Warning (10541): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(70): used implicit default value for signal \"nLEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_SPATTERN LHCF_LOGIC_MAIN.vhd(222) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(222): object \"A1_SPATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_LPATTERN LHCF_LOGIC_MAIN.vhd(223) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(223): object \"A1_LPATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_FC_PATTERN LHCF_LOGIC_MAIN.vhd(256) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(256): object \"A1_FC_PATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_FC_PATTERN LHCF_LOGIC_MAIN.vhd(257) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(257): object \"A2_FC_PATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_FC_TRG1 LHCF_LOGIC_MAIN.vhd(265) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(265): object \"A2_FC_TRG1\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_SPATTERN LHCF_LOGIC_MAIN.vhd(351) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(351): object \"A2_SPATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_LPATTERN LHCF_LOGIC_MAIN.vhd(352) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(352): object \"A2_LPATTERN\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_FIFO_0_3 LHCF_LOGIC_MAIN.vhd(547) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(547): object \"A1_FIFO_0_3\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_FIFO_1_3 LHCF_LOGIC_MAIN.vhd(551) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(551): object \"A1_FIFO_1_3\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_FIFO_0_3 LHCF_LOGIC_MAIN.vhd(627) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(627): object \"A2_FIFO_0_3\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2_FIFO_1_3 LHCF_LOGIC_MAIN.vhd(631) " "Warning (10036): Verilog HDL or VHDL warning at LHCF_LOGIC_MAIN.vhd(631): object \"A2_FIFO_1_3\" assigned a value but never read" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A1_L2T_PEDE_WIDTH LHCF_LOGIC_MAIN.vhd(792) " "Warning (10540): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(792): used explicit default value for signal \"A1_L2T_PEDE_WIDTH\" because signal was never assigned a value" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 792 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A1_SELFVETO_WIDTH LHCF_LOGIC_MAIN.vhd(793) " "Warning (10540): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(793): used explicit default value for signal \"A1_SELFVETO_WIDTH\" because signal was never assigned a value" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 793 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A2_L2T_PEDE_WIDTH LHCF_LOGIC_MAIN.vhd(795) " "Warning (10540): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(795): used explicit default value for signal \"A2_L2T_PEDE_WIDTH\" because signal was never assigned a value" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 795 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A2_SELFVETO_WIDTH LHCF_LOGIC_MAIN.vhd(796) " "Warning (10540): VHDL Signal Declaration warning at LHCF_LOGIC_MAIN.vhd(796): used explicit default value for signal \"A2_SELFVETO_WIDTH\" because signal was never assigned a value" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 796 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[26\] LHCF_LOGIC_MAIN.vhd(28) " "Warning (10873): Using initial value X (don't care) for net \"C\[26\]\" at LHCF_LOGIC_MAIN.vhd(28)" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[23\] LHCF_LOGIC_MAIN.vhd(28) " "Warning (10873): Using initial value X (don't care) for net \"C\[23\]\" at LHCF_LOGIC_MAIN.vhd(28)" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[10\] LHCF_LOGIC_MAIN.vhd(28) " "Warning (10873): Using initial value X (don't care) for net \"C\[10\]\" at LHCF_LOGIC_MAIN.vhd(28)" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[7\] LHCF_LOGIC_MAIN.vhd(28) " "Warning (10873): Using initial value X (don't care) for net \"C\[7\]\" at LHCF_LOGIC_MAIN.vhd(28)" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:CLK_40to80 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:CLK_40to80\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "CLK_40to80" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:CLK_40to80\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:CLK_40to80\|altpll:altpll_component\"" {  } { { "../SRC/PLL.vhd" "altpll_component" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:CLK_40to80\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:CLK_40to80\|altpll:altpll_component\"" {  } { { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 145 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:CLK_40to80\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:CLK_40to80\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Info: Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 145 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNCHRONIZE SYNCHRONIZE:SYC_COMMON_FLAG_INTER " "Info: Elaborating entity \"SYNCHRONIZE\" for hierarchy \"SYNCHRONIZE:SYC_COMMON_FLAG_INTER\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "SYC_COMMON_FLAG_INTER" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1020 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_COMMON_BEAM_FLAG " "Info: Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_COMMON_BEAM_FLAG\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "MUX_COMMON_BEAM_FLAG" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1060 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_PULSE CLK_PULSE:PRESET_CLEAR_PULSE " "Info: Elaborating entity \"CLK_PULSE\" for hierarchy \"CLK_PULSE:PRESET_CLEAR_PULSE\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "PRESET_CLEAR_PULSE" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER CLK_PULSE:PRESET_CLEAR_PULSE\|INTERNALCOUNTER:INPUT_WIDTH " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"CLK_PULSE:PRESET_CLEAR_PULSE\|INTERNALCOUNTER:INPUT_WIDTH\"" {  } { { "../SRC/CLK_PULSE.vhd" "INPUT_WIDTH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/CLK_PULSE.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRESETCOUNTER PRESETCOUNTER:PERSET_LASER " "Info: Elaborating entity \"PRESETCOUNTER\" for hierarchy \"PRESETCOUNTER:PERSET_LASER\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "PERSET_LASER" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:LASER_GEN_DELAY " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:LASER_GEN_DELAY\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LASER_GEN_DELAY" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:LASER_GEN_WIDTH " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:LASER_GEN_WIDTH\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LASER_GEN_WIDTH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:LASER_2_WIDTH " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:LASER_2_WIDTH\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LASER_2_WIDTH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_BPTX01 LOGIC_BPTX01:A1_LL1T " "Info: Elaborating entity \"LOGIC_BPTX01\" for hierarchy \"LOGIC_BPTX01:A1_LL1T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_LL1T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:A1_DELAYL1T " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:A1_DELAYL1T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_DELAYL1T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYC_WIDTH SYC_WIDTH:A1_DSC_WIDTH " "Info: Elaborating entity \"SYC_WIDTH\" for hierarchy \"SYC_WIDTH:A1_DSC_WIDTH\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_DSC_WIDTH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHOWER_MODULE02 SHOWER_MODULE02:A1_SHOWER_TRG " "Info: Elaborating entity \"SHOWER_MODULE02\" for hierarchy \"SHOWER_MODULE02:A1_SHOWER_TRG\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_SHOWER_TRG" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1344 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggerlogic06 SHOWER_MODULE02:A1_SHOWER_TRG\|triggerlogic06:TRIGGERLOGIC_SHOWER " "Info: Elaborating entity \"triggerlogic06\" for hierarchy \"SHOWER_MODULE02:A1_SHOWER_TRG\|triggerlogic06:TRIGGERLOGIC_SHOWER\"" {  } { { "../SRC/SHOWER_MODULE02.vhd" "TRIGGERLOGIC_SHOWER" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE02.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRESETCOUNTER SHOWER_MODULE02:A1_SHOWER_TRG\|PRESETCOUNTER:PERSET_SHOWER_TRG_PRESET " "Info: Elaborating entity \"PRESETCOUNTER\" for hierarchy \"SHOWER_MODULE02:A1_SHOWER_TRG\|PRESETCOUNTER:PERSET_SHOWER_TRG_PRESET\"" {  } { { "../SRC/SHOWER_MODULE02.vhd" "PERSET_SHOWER_TRG_PRESET" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SHOWER_MODULE02.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPECIAL_TRG_MODULE02 SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG " "Info: Elaborating entity \"SPECIAL_TRG_MODULE02\" for hierarchy \"SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_SPECIAL_TRG" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggerlogic08 SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG\|triggerlogic08:TRIGGERLOGIC_SPECIAL " "Info: Elaborating entity \"triggerlogic08\" for hierarchy \"SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG\|triggerlogic08:TRIGGERLOGIC_SPECIAL\"" {  } { { "../SRC/SPECIAL_TRG_MODULE02.vhd" "TRIGGERLOGIC_SPECIAL" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/SPECIAL_TRG_MODULE02.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRESETCOUNTER PRESETCOUNTER:PERSET_A1_L2T_L1T " "Info: Elaborating entity \"PRESETCOUNTER\" for hierarchy \"PRESETCOUNTER:PERSET_A1_L2T_L1T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "PERSET_A1_L2T_L1T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1422 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LINEDELAY LINEDELAY:LDELAY_A1_L1T " "Info: Elaborating entity \"LINEDELAY\" for hierarchy \"LINEDELAY:LDELAY_A1_L1T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LDELAY_A1_L1T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1449 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FC_MODULE FC_MODULE:ARM1_FC " "Info: Elaborating entity \"FC_MODULE\" for hierarchy \"FC_MODULE:ARM1_FC\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "ARM1_FC" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_FC FC_MODULE:ARM1_FC\|LOGIC_FC:L_FC " "Info: Elaborating entity \"LOGIC_FC\" for hierarchy \"FC_MODULE:ARM1_FC\|LOGIC_FC:L_FC\"" {  } { { "../SRC/FC_MODULE.vhd" "L_FC" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/FC_MODULE.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_M LATCH_M:A1_LMAINLATCH " "Info: Elaborating entity \"LATCH_M\" for hierarchy \"LATCH_M:A1_LMAINLATCH\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_LMAINLATCH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1557 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:A1_LFIXEDLATCHWIDTH " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:A1_LFIXEDLATCHWIDTH\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_LFIXEDLATCHWIDTH" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER3 INTERNALCOUNTER3:A1_LSELFVETO2 " "Info: Elaborating entity \"INTERNALCOUNTER3\" for hierarchy \"INTERNALCOUNTER3:A1_LSELFVETO2\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_LSELFVETO2" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1613 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_SIGNAL BUFFER_SIGNAL:A1_L_ENABLE " "Info: Elaborating entity \"BUFFER_SIGNAL\" for hierarchy \"BUFFER_SIGNAL:A1_L_ENABLE\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_L_ENABLE" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1892 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATEandDELAY GATEandDELAY:L_GD_L3T_ATLAS " "Info: Elaborating entity \"GATEandDELAY\" for hierarchy \"GATEandDELAY:L_GD_L3T_ATLAS\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_GD_L3T_ATLAS" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN_COUNTER EN_COUNTER:EN_COUNTER_L3T_OR " "Info: Elaborating entity \"EN_COUNTER\" for hierarchy \"EN_COUNTER:EN_COUNTER_L3T_OR\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "EN_COUNTER_L3T_OR" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1982 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:L_ECR " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:L_ECR\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_ECR" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2065 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER INTERNALCOUNTER:DELAY_A1_COUNTER_LATCH2 " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"INTERNALCOUNTER:DELAY_A1_COUNTER_LATCH2\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "DELAY_A1_COUNTER_LATCH2" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER3 SCOUNTER3:L_EC_A1_L1T " "Info: Elaborating entity \"SCOUNTER3\" for hierarchy \"SCOUNTER3:L_EC_A1_L1T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_A1_L1T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER3 SCOUNTER3:L_EC_A1_STRG " "Info: Elaborating entity \"SCOUNTER3\" for hierarchy \"SCOUNTER3:L_EC_A1_STRG\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_A1_STRG" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER3 SCOUNTER3:L_EC_A1_SHOWER_L3T " "Info: Elaborating entity \"SCOUNTER3\" for hierarchy \"SCOUNTER3:L_EC_A1_SHOWER_L3T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_A1_SHOWER_L3T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_COUNTER2 CLK_COUNTER2:L_FIFO_0_COUNTER " "Info: Elaborating entity \"CLK_COUNTER2\" for hierarchy \"CLK_COUNTER2:L_FIFO_0_COUNTER\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_FIFO_0_COUNTER" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2404 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_COUNTER FIFO_COUNTER:L_A1_FIFO_0 " "Info: Elaborating entity \"FIFO_COUNTER\" for hierarchy \"FIFO_COUNTER:L_A1_FIFO_0\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_A1_FIFO_0" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_COUNTER3 CLK_COUNTER3:L_EC_CLK " "Info: Elaborating entity \"CLK_COUNTER3\" for hierarchy \"CLK_COUNTER3:L_EC_CLK\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_CLK" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2760 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER_2LATCH SCOUNTER_2LATCH:L_EC_LDBPTX1 " "Info: Elaborating entity \"SCOUNTER_2LATCH\" for hierarchy \"SCOUNTER_2LATCH:L_EC_LDBPTX1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_LDBPTX1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2771 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER_2LATCH SCOUNTER_2LATCH:L_EC_ORBIT " "Info: Elaborating entity \"SCOUNTER_2LATCH\" for hierarchy \"SCOUNTER_2LATCH:L_EC_ORBIT\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_ORBIT" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2809 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER_2LATCH SCOUNTER_2LATCH:L_EC_OR_L3T " "Info: Elaborating entity \"SCOUNTER_2LATCH\" for hierarchy \"SCOUNTER_2LATCH:L_EC_OR_L3T\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_EC_OR_L3T" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2823 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_COUNTER3 CLK_COUNTER3:L_OC_CLK " "Info: Elaborating entity \"CLK_COUNTER3\" for hierarchy \"CLK_COUNTER3:L_OC_CLK\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_OC_CLK" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2877 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER_2LATCH SCOUNTER_2LATCH:L_OC_LDBPTX1 " "Info: Elaborating entity \"SCOUNTER_2LATCH\" for hierarchy \"SCOUNTER_2LATCH:L_OC_LDBPTX1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "L_OC_LDBPTX1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 2888 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_COUNTER BUFFER_COUNTER:A1_B_EVENT_FLAG1 " "Info: Elaborating entity \"BUFFER_COUNTER\" for hierarchy \"BUFFER_COUNTER:A1_B_EVENT_FLAG1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_B_EVENT_FLAG1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LINEDELAY_FIX LINEDELAY_FIX:LOGIC_RC_BPTX1 " "Info: Elaborating entity \"LINEDELAY_FIX\" for hierarchy \"LINEDELAY_FIX:LOGIC_RC_BPTX1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LOGIC_RC_BPTX1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3605 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_COUNTER RAM_COUNTER:RAM_COUNTER_1 " "Info: Elaborating entity \"RAM_COUNTER\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "RAM_COUNTER_1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERNALCOUNTER RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_R_INC " "Info: Elaborating entity \"INTERNALCOUNTER\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_R_INC\"" {  } { { "../SRC/RAM_COUNTER.vhd" "WIDTH_R_INC" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_COUNTER.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOUNTER RAM_COUNTER:RAM_COUNTER_1\|SCOUNTER:COUNTER_RADDRESS " "Info: Elaborating entity \"SCOUNTER\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\|SCOUNTER:COUNTER_RADDRESS\"" {  } { { "../SRC/RAM_COUNTER.vhd" "COUNTER_RADDRESS" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_COUNTER.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_DPORT_A6D32 RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT " "Info: Elaborating entity \"RAM_DPORT_A6D32\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\"" {  } { { "../SRC/RAM_COUNTER.vhd" "RAM_CONT" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_COUNTER.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component\"" {  } { { "../SRC/RAM_DPORT_A6D32.vhd" "altsyncram_component" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_DPORT_A6D32.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component\"" {  } { { "../SRC/RAM_DPORT_A6D32.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_DPORT_A6D32.vhd" 113 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SRC/RAM_DPORT_A6D32.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/RAM_DPORT_A6D32.vhd" 113 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4o32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4o32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4o32 " "Info: Found entity 1: altsyncram_4o32" {  } { { "db/altsyncram_4o32.tdf" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/db/altsyncram_4o32.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4o32 RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component\|altsyncram_4o32:auto_generated " "Info: Elaborating entity \"altsyncram_4o32\" for hierarchy \"RAM_COUNTER:RAM_COUNTER_1\|RAM_DPORT_A6D32:RAM_CONT\|altsyncram:altsyncram_component\|altsyncram_4o32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_A SHIFT_REG_A:A1_SHIFT_A " "Info: Elaborating entity \"SHIFT_REG_A\" for hierarchy \"SHIFT_REG_A:A1_SHIFT_A\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_SHIFT_A" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3686 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_B SHIFT_REG_B:A1_SHIFT_B " "Info: Elaborating entity \"SHIFT_REG_B\" for hierarchy \"SHIFT_REG_B:A1_SHIFT_B\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_SHIFT_B" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3729 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSC_COUNTER DSC_COUNTER:A1_DSC_COUNTER " "Info: Elaborating entity \"DSC_COUNTER\" for hierarchy \"DSC_COUNTER:A1_DSC_COUNTER\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "A1_DSC_COUNTER" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3805 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LB_INT LB_INT:VME_LB_INT " "Info: Elaborating entity \"LB_INT\" for hierarchy \"LB_INT:VME_LB_INT\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "VME_LB_INT" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 3888 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nINT lb_int.vhd(37) " "Warning (10541): VHDL Signal Declaration warning at lb_int.vhd(37): used implicit default value for signal \"nINT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(568) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(568): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(568) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(568): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(569) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(569): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(574) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(574): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(574) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(574): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(575) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(575): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(580) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(580): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(580) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(580): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(581) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(581): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(586) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(586): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(586) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(586): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(587) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(587): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(592) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(592): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(592) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(592): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(593) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(593): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(598) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(598): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(598) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(598): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(599) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(599): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(604) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(604): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(604) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(604): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(605) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(605): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(610) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(610): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(610) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(610): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(611) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(611): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(618) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(618): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(618) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(618): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(619) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(619): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(624) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(624): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(624) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(624): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(625) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(625): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(630) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(630): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(630) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(630): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(631) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(631): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(636) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(636): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(636) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(636): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(637) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(637): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR lb_int.vhd(642) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(642): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WnR lb_int.vhd(642) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(642): signal \"WnR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_nREADY lb_int.vhd(643) " "Warning (10492): VHDL Process Statement warning at lb_int.vhd(643): signal \"SUB_nREADY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTOUT TESTOUT:LTESTOUT1 " "Info: Elaborating entity \"TESTOUT\" for hierarchy \"TESTOUT:LTESTOUT1\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "LTESTOUT1" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 4712 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "LINEDELAY_FIX:LOGIC_RC_BPTX1\|DELAY_LINE_rtl_0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"LINEDELAY_FIX:LOGIC_RC_BPTX1\|DELAY_LINE_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Info: Parameter TAP_DISTANCE set to 20" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Info: Parameter WIDTH set to 2" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LINEDELAY_FIX:LOGIC_RC_BPTX1\|altshift_taps:DELAY_LINE_rtl_0 " "Info: Elaborated megafunction instantiation \"LINEDELAY_FIX:LOGIC_RC_BPTX1\|altshift_taps:DELAY_LINE_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LINEDELAY_FIX:LOGIC_RC_BPTX1\|altshift_taps:DELAY_LINE_rtl_0 " "Info: Instantiated megafunction \"LINEDELAY_FIX:LOGIC_RC_BPTX1\|altshift_taps:DELAY_LINE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Info: Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Info: Parameter \"WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2ql.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_2ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2ql " "Info: Found entity 1: shift_taps_2ql" {  } { { "db/shift_taps_2ql.tdf" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/db/shift_taps_2ql.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6281.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6281 " "Info: Found entity 1: altsyncram_6281" {  } { { "db/altsyncram_6281.tdf" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/db/altsyncram_6281.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ref.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ref " "Info: Found entity 1: cntr_ref" {  } { { "db/cntr_ref.tdf" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/db/cntr_ref.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n4c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n4c " "Info: Found entity 1: cmpr_n4c" {  } { { "db/cmpr_n4c.tdf" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/db/cmpr_n4c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "E\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"E\[13\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "E\[29\] " "Warning: Inserted always-enabled tri-state buffer between \"E\[29\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[0\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[1\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[12\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[13\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[16\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[16\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[17\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "F\[29\] " "Warning: Inserted always-enabled tri-state buffer between \"F\[29\]\" and its non-tri-state driver." {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[4\] " "Warning: Bidir \"E\[4\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[5\] " "Warning: Bidir \"E\[5\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[6\] " "Warning: Bidir \"E\[6\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[7\] " "Warning: Bidir \"E\[7\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[8\] " "Warning: Bidir \"E\[8\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[9\] " "Warning: Bidir \"E\[9\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[10\] " "Warning: Bidir \"E\[10\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[11\] " "Warning: Bidir \"E\[11\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[15\] " "Warning: Bidir \"E\[15\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[20\] " "Warning: Bidir \"E\[20\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[21\] " "Warning: Bidir \"E\[21\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[22\] " "Warning: Bidir \"E\[22\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[23\] " "Warning: Bidir \"E\[23\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[24\] " "Warning: Bidir \"E\[24\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[25\] " "Warning: Bidir \"E\[25\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[26\] " "Warning: Bidir \"E\[26\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[27\] " "Warning: Bidir \"E\[27\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[31\] " "Warning: Bidir \"E\[31\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[0\] " "Warning: Bidir \"DDLY\[0\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[1\] " "Warning: Bidir \"DDLY\[1\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[2\] " "Warning: Bidir \"DDLY\[2\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[3\] " "Warning: Bidir \"DDLY\[3\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[4\] " "Warning: Bidir \"DDLY\[4\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[5\] " "Warning: Bidir \"DDLY\[5\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[6\] " "Warning: Bidir \"DDLY\[6\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDLY\[7\] " "Warning: Bidir \"DDLY\[7\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[2\] " "Warning: Bidir \"E\[2\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[3\] " "Warning: Bidir \"E\[3\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[14\] " "Warning: Bidir \"E\[14\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[18\] " "Warning: Bidir \"E\[18\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[19\] " "Warning: Bidir \"E\[19\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "E\[30\] " "Warning: Bidir \"E\[30\]\" has no driver" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[0\] GND pin " "Warning: The pin \"E\[0\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[1\] GND pin " "Warning: The pin \"E\[1\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[12\] GND pin " "Warning: The pin \"E\[12\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[16\] GND pin " "Warning: The pin \"E\[16\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[17\] GND pin " "Warning: The pin \"E\[17\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E\[28\] GND pin " "Warning: The pin \"E\[28\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[2\] GND pin " "Warning: The pin \"F\[2\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[3\] GND pin " "Warning: The pin \"F\[3\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[4\] GND pin " "Warning: The pin \"F\[4\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[5\] GND pin " "Warning: The pin \"F\[5\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[6\] GND pin " "Warning: The pin \"F\[6\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[7\] GND pin " "Warning: The pin \"F\[7\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[8\] GND pin " "Warning: The pin \"F\[8\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[9\] GND pin " "Warning: The pin \"F\[9\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[10\] GND pin " "Warning: The pin \"F\[10\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[11\] GND pin " "Warning: The pin \"F\[11\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[14\] GND pin " "Warning: The pin \"F\[14\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[15\] GND pin " "Warning: The pin \"F\[15\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[18\] GND pin " "Warning: The pin \"F\[18\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[19\] GND pin " "Warning: The pin \"F\[19\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[20\] GND pin " "Warning: The pin \"F\[20\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[21\] GND pin " "Warning: The pin \"F\[21\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[22\] GND pin " "Warning: The pin \"F\[22\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[23\] GND pin " "Warning: The pin \"F\[23\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[24\] GND pin " "Warning: The pin \"F\[24\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[25\] GND pin " "Warning: The pin \"F\[25\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[26\] GND pin " "Warning: The pin \"F\[26\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[27\] GND pin " "Warning: The pin \"F\[27\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[28\] GND pin " "Warning: The pin \"F\[28\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[30\] GND pin " "Warning: The pin \"F\[30\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "F\[31\] GND pin " "Warning: The pin \"F\[31\]\" is fed by GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "E\[13\]~synth " "Warning: Node \"E\[13\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "E\[29\]~synth " "Warning: Node \"E\[29\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[0\]~synth " "Warning: Node \"F\[0\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[1\]~synth " "Warning: Node \"F\[1\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[12\]~synth " "Warning: Node \"F\[12\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[13\]~synth " "Warning: Node \"F\[13\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[16\]~synth " "Warning: Node \"F\[16\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[17\]~synth " "Warning: Node \"F\[17\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "F\[29\]~synth " "Warning: Node \"F\[29\]~synth\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[7\] GND " "Warning (13410): Pin \"C\[7\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[10\] GND " "Warning (13410): Pin \"C\[10\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[23\] GND " "Warning (13410): Pin \"C\[23\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[26\] GND " "Warning (13410): Pin \"C\[26\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "GOUT\[0\] GND " "Warning (13410): Pin \"GOUT\[0\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOED GND " "Warning (13410): Pin \"nOED\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOEE GND " "Warning (13410): Pin \"nOEE\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOEF GND " "Warning (13410): Pin \"nOEF\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOEG GND " "Warning (13410): Pin \"nOEG\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SELD GND " "Warning (13410): Pin \"SELD\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SELE GND " "Warning (13410): Pin \"SELE\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SELF GND " "Warning (13410): Pin \"SELF\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SELG GND " "Warning (13410): Pin \"SELG\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nSTART\[2\] GND " "Warning (13410): Pin \"nSTART\[2\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nSTART\[3\] GND " "Warning (13410): Pin \"nSTART\[3\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "START\[0\] GND " "Warning (13410): Pin \"START\[0\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "START\[1\] GND " "Warning (13410): Pin \"START\[1\]\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "WR_DLY0 GND " "Warning (13410): Pin \"WR_DLY0\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "WR_DLY1 GND " "Warning (13410): Pin \"WR_DLY1\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRDDLY GND " "Warning (13410): Pin \"DIRDDLY\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOEDDLY0 GND " "Warning (13410): Pin \"nOEDDLY0\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nOEDDLY1 GND " "Warning (13410): Pin \"nOEDDLY1\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nLEDG GND " "Warning (13410): Pin \"nLEDG\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nLEDR GND " "Warning (13410): Pin \"nLEDR\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "nINT GND " "Warning (13410): Pin \"nINT\" is stuck at GND" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 38 " "Info: 38 registers lost all their fanouts during netlist optimizations. The first 38 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_4\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_4\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_3\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_3\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_2\|INTERNALCOUNTER:WIDTH_C_INC\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_2\|INTERNALCOUNTER:WIDTH_C_INC\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_2\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_2\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_RESET\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_RESET\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_INC\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_INC\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\] " "Info: Register \"RAM_COUNTER:RAM_COUNTER_1\|INTERNALCOUNTER:WIDTH_C_SIGNAL\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A2_COUNTER_LATCH_W\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:A2_COUNTER_LATCH_W\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A1_COUNTER_LATCH_W\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:A1_COUNTER_LATCH_W\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:L_ECR\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:L_ECR\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:BPTX1_WIDTH\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:BPTX2_WIDTH\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_WIDTH\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:LASER_WIDTH\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_WIDTH\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:LASER_WIDTH\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_WIDTH\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:LASER_WIDTH\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_WIDTH\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:LASER_WIDTH\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:LASER_2_DELAY\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:ATLAS_L1A_WIDTH\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:A1_LOGIC_OR_W\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[3\] " "Info: Register \"INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[2\] " "Info: Register \"INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[1\] " "Info: Register \"INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[0\] " "Info: Register \"INTERNALCOUNTER:A2_LOGIC_OR_W\|COUNT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:CLK_40to80\|altpll:altpll_component\|pll " "Info: Adding node \"PLL:CLK_40to80\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[13\] " "Warning (15610): No output dependent on input pin \"D\[13\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[15\] " "Warning (15610): No output dependent on input pin \"D\[15\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[16\] " "Warning (15610): No output dependent on input pin \"D\[16\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[17\] " "Warning (15610): No output dependent on input pin \"D\[17\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[18\] " "Warning (15610): No output dependent on input pin \"D\[18\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[19\] " "Warning (15610): No output dependent on input pin \"D\[19\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[20\] " "Warning (15610): No output dependent on input pin \"D\[20\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[21\] " "Warning (15610): No output dependent on input pin \"D\[21\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[22\] " "Warning (15610): No output dependent on input pin \"D\[22\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[23\] " "Warning (15610): No output dependent on input pin \"D\[23\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[29\] " "Warning (15610): No output dependent on input pin \"D\[29\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[30\] " "Warning (15610): No output dependent on input pin \"D\[30\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[31\] " "Warning (15610): No output dependent on input pin \"D\[31\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GIN\[1\] " "Warning (15610): No output dependent on input pin \"GIN\[1\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[0\] " "Warning (15610): No output dependent on input pin \"PULSE\[0\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[1\] " "Warning (15610): No output dependent on input pin \"PULSE\[1\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[2\] " "Warning (15610): No output dependent on input pin \"PULSE\[2\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[3\] " "Warning (15610): No output dependent on input pin \"PULSE\[3\]\"" {  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22236 " "Info: Implemented 22236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "116 " "Info: Implemented 116 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Info: Implemented 88 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21846 " "Info: Implemented 21846 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Info: Implemented 130 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Info: Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 16:22:45 2015 " "Info: Processing ended: Mon Jun 01 16:22:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Info: Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Info: Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 16:22:46 2015 " "Info: Processing started: Mon Jun 01 16:22:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LHCF_LOGIC_MAIN EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"LHCF_LOGIC_MAIN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "PLL:CLK_40to80\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"PLL:CLK_40to80\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:CLK_40to80\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:CLK_40to80\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:CLK_40to80\|altpll:altpll_component\|_clk1 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:CLK_40to80\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/PLL.vhd" 145 0 0 } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C6 " "Info: Device EP1C4F400C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 32450 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 32451 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 32452 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "LHCF_LOGIC_MAIN.sdc " "Info: Reading SDC File: 'LHCF_LOGIC_MAIN.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[0\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[1\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCLK " "Warning: Node: LCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Info: Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 CLK_40to80\|altpll_component\|pll\|clk\[0\] " "Info:   12.500 CLK_40to80\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 CLK_40to80\|altpll_component\|pll\|clk\[1\] " "Info:   25.000 CLK_40to80\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       LHCCLK " "Info:   25.000       LHCCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "GIN\[0\] " "Info: Promoted signal \"GIN\[0\]\" to use global clock" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GIN\[0\]" } { 0 "GIN\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 32 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIN[0] } "NODE_NAME" } } { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { GIN[0] } } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 889 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "PLL:CLK_40to80\|altpll:altpll_component\|_clk1 " "Info: Promoted signal \"PLL:CLK_40to80\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL:CLK_40to80\|altpll:altpll_component\|_clk1" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:CLK_40to80|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 3946 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "PLL:CLK_40to80\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"PLL:CLK_40to80\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL:CLK_40to80\|altpll:altpll_component\|_clk0" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:CLK_40to80|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 3946 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LCLK Global clock in PIN K5 " "Info: Automatically promoted some destinations of signal \"LCLK\" to use Global clock in PIN K5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT1\|output~509 " "Info: Destination \"TESTOUT:LTESTOUT1\|output~509\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT3\|output~481 " "Info: Destination \"TESTOUT:LTESTOUT3\|output~481\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT2\|output~473 " "Info: Destination \"TESTOUT:LTESTOUT2\|output~473\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT4\|output~444 " "Info: Destination \"TESTOUT:LTESTOUT4\|output~444\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 80 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nLBRES Global clock " "Info: Automatically promoted some destinations of signal \"nLBRES\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_L3T_MASK\[16\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_L3T_MASK\[16\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_L3T_MASK\[16\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_L3T_MASK\[16\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_L1T_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_L1T_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_COMMON_MASK\[8\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_COMMON_MASK\[8\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_SHOWER_MASK\[28\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_SHOWER_MASK\[28\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_L1T_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_L1T_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_DL1T_DL3T_P\[6\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_DL1T_DL3T_P\[6\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_FC_MASK\[3\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_FC_MASK\[3\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_FC_MASK\[8\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_FC_MASK\[8\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_SHOWER_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_SHOWER_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 76 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nLBRES " "Info: Pin \"nLBRES\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { nLBRES } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nLBRES" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 76 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nLBRES } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 949 5593 6598 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[0\] " "Warning: Node \"FPGA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[1\] " "Warning: Node \"FPGA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[2\] " "Warning: Node \"FPGA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[3\] " "Warning: Node \"FPGA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[0\] " "Warning: Node \"SPARE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[10\] " "Warning: Node \"SPARE\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[11\] " "Warning: Node \"SPARE\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[1\] " "Warning: Node \"SPARE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[2\] " "Warning: Node \"SPARE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[3\] " "Warning: Node \"SPARE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[4\] " "Warning: Node \"SPARE\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[5\] " "Warning: Node \"SPARE\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[6\] " "Warning: Node \"SPARE\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[7\] " "Warning: Node \"SPARE\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[8\] " "Warning: Node \"SPARE\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[9\] " "Warning: Node \"SPARE\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:57 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:57" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:17 " "Info: Fitter placement operations ending: elapsed time is 00:01:17" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "47 " "Info: Router estimated average interconnect usage is 47% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X35_Y11 X45_Y21 " "Info: Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Info: Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Warning: Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[4\] a permanently disabled " "Info: Pin E\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 867 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[5\] a permanently disabled " "Info: Pin E\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 868 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[6\] a permanently disabled " "Info: Pin E\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 869 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[7\] a permanently disabled " "Info: Pin E\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 870 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[8\] a permanently disabled " "Info: Pin E\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[8] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[8\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 871 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[9\] a permanently disabled " "Info: Pin E\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[9] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[9\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 872 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[10\] a permanently disabled " "Info: Pin E\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[10] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[10\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 873 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[11\] a permanently disabled " "Info: Pin E\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[11] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[11\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 874 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[15\] a permanently disabled " "Info: Pin E\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[15] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[15\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 876 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[20\] a permanently disabled " "Info: Pin E\[20\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[20] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[20\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 879 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[21\] a permanently disabled " "Info: Pin E\[21\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[21] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[21\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 880 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[22\] a permanently disabled " "Info: Pin E\[22\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[22] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[22\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 881 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[23\] a permanently disabled " "Info: Pin E\[23\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[23] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[23\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 882 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[24\] a permanently disabled " "Info: Pin E\[24\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[24] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[24\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 883 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[25\] a permanently disabled " "Info: Pin E\[25\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[25] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[25\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 884 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[26\] a permanently disabled " "Info: Pin E\[26\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[26] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[26\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 885 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[27\] a permanently disabled " "Info: Pin E\[27\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[27] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[27\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 886 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[31\] a permanently disabled " "Info: Pin E\[31\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[31] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[31\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 888 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[0\] a permanently disabled " "Info: Pin DDLY\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 910 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[1\] a permanently disabled " "Info: Pin DDLY\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 911 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[2\] a permanently disabled " "Info: Pin DDLY\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 912 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[3\] a permanently disabled " "Info: Pin DDLY\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 913 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[4\] a permanently disabled " "Info: Pin DDLY\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 914 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[5\] a permanently disabled " "Info: Pin DDLY\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 915 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[6\] a permanently disabled " "Info: Pin DDLY\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 916 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[7\] a permanently disabled " "Info: Pin DDLY\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 917 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[0\] a permanently enabled " "Info: Pin E\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 865 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[1\] a permanently enabled " "Info: Pin E\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 866 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[2\] a permanently disabled " "Info: Pin E\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 731 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[3\] a permanently disabled " "Info: Pin E\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 732 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[12\] a permanently enabled " "Info: Pin E\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[12] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[12\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 875 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[13\] a permanently enabled " "Info: Pin E\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[13] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[13\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 697 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[14\] a permanently disabled " "Info: Pin E\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[14] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[14\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 733 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[16\] a permanently enabled " "Info: Pin E\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[16] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[16\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 877 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[17\] a permanently enabled " "Info: Pin E\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[17] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[17\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 878 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[18\] a permanently disabled " "Info: Pin E\[18\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[18] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[18\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 734 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[19\] a permanently disabled " "Info: Pin E\[19\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[19] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[19\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 735 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[28\] a permanently enabled " "Info: Pin E\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[28] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[28\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 887 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[29\] a permanently enabled " "Info: Pin E\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[29] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[29\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 698 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[30\] a permanently disabled " "Info: Pin E\[30\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[30] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[30\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 736 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[0\] a permanently enabled " "Info: Pin F\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 699 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[1\] a permanently enabled " "Info: Pin F\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 700 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[2\] a permanently enabled " "Info: Pin F\[2\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 701 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[3\] a permanently enabled " "Info: Pin F\[3\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 702 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[4\] a permanently enabled " "Info: Pin F\[4\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 703 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[5\] a permanently enabled " "Info: Pin F\[5\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 704 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[6\] a permanently enabled " "Info: Pin F\[6\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 705 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[7\] a permanently enabled " "Info: Pin F\[7\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 706 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[8\] a permanently enabled " "Info: Pin F\[8\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[8] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[8\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 707 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[9\] a permanently enabled " "Info: Pin F\[9\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[9] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[9\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 708 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[10\] a permanently enabled " "Info: Pin F\[10\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[10] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[10\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 709 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[11\] a permanently enabled " "Info: Pin F\[11\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[11] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[11\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 710 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[12\] a permanently enabled " "Info: Pin F\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[12] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[12\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 711 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[13\] a permanently enabled " "Info: Pin F\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[13] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[13\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 712 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[14\] a permanently enabled " "Info: Pin F\[14\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[14] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[14\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 713 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[15\] a permanently enabled " "Info: Pin F\[15\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[15] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[15\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 714 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[16\] a permanently enabled " "Info: Pin F\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[16] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[16\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 715 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[17\] a permanently enabled " "Info: Pin F\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[17] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[17\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 716 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[18\] a permanently enabled " "Info: Pin F\[18\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[18] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[18\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 717 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[19\] a permanently enabled " "Info: Pin F\[19\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[19] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[19\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 718 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[20\] a permanently enabled " "Info: Pin F\[20\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[20] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[20\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 719 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[21\] a permanently enabled " "Info: Pin F\[21\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[21] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[21\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 720 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[22\] a permanently enabled " "Info: Pin F\[22\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[22] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[22\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 721 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[23\] a permanently enabled " "Info: Pin F\[23\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[23] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[23\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 722 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[24\] a permanently enabled " "Info: Pin F\[24\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[24] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[24\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 723 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[25\] a permanently enabled " "Info: Pin F\[25\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[25] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[25\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 724 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[26\] a permanently enabled " "Info: Pin F\[26\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[26] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[26\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 725 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[27\] a permanently enabled " "Info: Pin F\[27\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[27] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[27\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 726 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[28\] a permanently enabled " "Info: Pin F\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[28] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[28\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 727 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[29\] a permanently enabled " "Info: Pin F\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[29] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[29\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 728 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[30\] a permanently enabled " "Info: Pin F\[30\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[30] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[30\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 729 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[31\] a permanently enabled " "Info: Pin F\[31\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[31] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[31\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/" { { 0 { 0 ""} 0 730 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Info: Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 16:26:04 2015 " "Info: Processing ended: Mon Jun 01 16:26:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:18 " "Info: Elapsed time: 00:03:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Info: Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 16:26:05 2015 " "Info: Processing started: Mon Jun 01 16:26:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 16:26:05 2015 " "Info: Processing started: Mon Jun 01 16:26:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_sta LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 16:26:10 2015 " "Info: Processing ended: Mon Jun 01 16:26:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "LHCF_LOGIC_MAIN.sdc " "Info: Reading SDC File: 'LHCF_LOGIC_MAIN.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[0\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[1\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCLK " "Warning: Node: LCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.203 " "Info: Worst-case setup slack is 1.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\]  " "Info:     1.203         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\]  " "Info:     1.550         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.661 " "Info: Worst-case hold slack is 0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\]  " "Info:     0.661         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\]  " "Info:     0.661         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.016 " "Info: Worst-case minimum pulse width slack is 5.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.016         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\]  " "Info:     5.016         0.000 CLK_40to80\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.266         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\]  " "Info:    11.266         0.000 CLK_40to80\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 LHCCLK  " "Info:    12.500         0.000 LHCCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Info: Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 16:26:14 2015 " "Info: Processing ended: Mon Jun 01 16:26:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 16:26:15 2015 " "Info: Processing started: Mon Jun 01 16:26:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "LHCF_LOGIC_MAIN.vho LHCF_LOGIC_MAIN_vhd.sdo C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/simulation/modelsim/ simulation " "Info: Generated files \"LHCF_LOGIC_MAIN.vho\" and \"LHCF_LOGIC_MAIN_vhd.sdo\" in directory \"C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.0/FIT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 16:26:24 2015 " "Info: Processing ended: Mon Jun 01 16:26:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 228 s " "Info: Quartus II Full Compilation was successful. 0 errors, 228 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
