Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 01:28:12 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.772        0.000                      0                 1542        0.024        0.000                      0                 1542       48.750        0.000                       0                   569  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.772        0.000                      0                 1538        0.024        0.000                      0                 1538       48.750        0.000                       0                   569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   92.869        0.000                      0                    4        0.913        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.772ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.369ns  (logic 3.636ns (14.921%)  route 20.733ns (85.079%))
  Logic Levels:           22  (LUT3=2 LUT4=2 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          0.908    28.129    display/M_alum_out[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    28.253 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.469    28.722    sm/override_address[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.118    28.840 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.720    29.560    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.473   104.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   104.332    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.332    
                         arrival time                         -29.560    
  -------------------------------------------------------------------
                         slack                                 74.772    

Slack (MET) :             74.896ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.991ns  (logic 3.642ns (14.573%)  route 21.349ns (85.427%))
  Logic Levels:           22  (LUT3=2 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.618    28.840    sm/D_states_q_reg[7]_1[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.964 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.592    29.556    sm/D_states_q[4]_i_5_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I3_O)        0.124    29.680 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.182    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.047   105.078    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -30.182    
  -------------------------------------------------------------------
                         slack                                 74.896    

Slack (MET) :             74.977ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.875ns  (logic 3.870ns (15.558%)  route 21.005ns (84.442%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 f  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 f  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.324    28.546    sm/D_states_q_reg[7]_1[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.150    28.696 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.451    29.147    sm/D_states_q[7]_i_9_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I2_O)        0.326    29.473 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.593    30.066    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X61Y69         FDSE (Setup_fdse_C_D)       -0.081   105.043    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -30.066    
  -------------------------------------------------------------------
                         slack                                 74.977    

Slack (MET) :             74.987ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.865ns  (logic 3.642ns (14.647%)  route 21.223ns (85.353%))
  Logic Levels:           22  (LUT3=2 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.618    28.840    sm/D_states_q_reg[7]_1[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.964 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.589    29.553    sm/D_states_q[4]_i_5_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I3_O)        0.124    29.677 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.056    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.081   105.044    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -30.056    
  -------------------------------------------------------------------
                         slack                                 74.987    

Slack (MET) :             75.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.866ns  (logic 3.642ns (14.647%)  route 21.224ns (85.353%))
  Logic Levels:           22  (LUT3=2 LUT5=1 LUT6=19)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.247    28.469    sm/D_states_q_reg[7]_1[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124    28.593 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           1.000    29.593    sm/D_states_q[1]_i_2_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124    29.717 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.340    30.057    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.493   104.897    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.294   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X61Y76         FDSE (Setup_fdse_C_D)       -0.047   105.109    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.109    
                         arrival time                         -30.057    
  -------------------------------------------------------------------
                         slack                                 75.052    

Slack (MET) :             75.076ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 4.064ns (16.483%)  route 20.591ns (83.517%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          2.803    16.013    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y77         LUT5 (Prop_lut5_I3_O)        0.150    16.163 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=2, routed)           0.169    16.332    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.326    16.658 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.627    17.284    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.408 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.307    17.716    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.840 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.476    18.316    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.440 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.435    18.875    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.999 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.447    19.446    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    19.570 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    19.982    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.106 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.414    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.538 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.585    21.123    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.150    21.273 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.718    21.991    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I0_O)        0.320    22.311 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.320    22.631    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.326    22.957 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.669    23.626    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X40Y82         LUT5 (Prop_lut5_I3_O)        0.124    23.750 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.437    24.187    sm/M_alum_out[25]
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124    24.311 r  sm/D_states_q[7]_i_35/O
                         net (fo=1, routed)           1.014    25.325    sm/D_states_q[7]_i_35_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.449 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.295    26.743    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.081    27.949    sm/accel_edge/D_states_q_reg[4]_rep__0_2
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    28.073 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=14, routed)          1.774    29.846    sm/accel_edge_n_0
    SLICE_X63Y67         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X63Y67         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X63Y67         FDSE (Setup_fdse_C_CE)      -0.205   104.923    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.923    
                         arrival time                         -29.846    
  -------------------------------------------------------------------
                         slack                                 75.076    

Slack (MET) :             75.076ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 4.064ns (16.483%)  route 20.591ns (83.517%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          2.803    16.013    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y77         LUT5 (Prop_lut5_I3_O)        0.150    16.163 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=2, routed)           0.169    16.332    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.326    16.658 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.627    17.284    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.408 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.307    17.716    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.840 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.476    18.316    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.440 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.435    18.875    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.999 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.447    19.446    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    19.570 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    19.982    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.106 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.414    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.538 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.585    21.123    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.150    21.273 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.718    21.991    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I0_O)        0.320    22.311 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.320    22.631    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.326    22.957 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.669    23.626    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X40Y82         LUT5 (Prop_lut5_I3_O)        0.124    23.750 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.437    24.187    sm/M_alum_out[25]
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124    24.311 r  sm/D_states_q[7]_i_35/O
                         net (fo=1, routed)           1.014    25.325    sm/D_states_q[7]_i_35_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.449 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.295    26.743    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.081    27.949    sm/accel_edge/D_states_q_reg[4]_rep__0_2
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    28.073 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=14, routed)          1.774    29.846    sm/accel_edge_n_0
    SLICE_X63Y67         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X63Y67         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X63Y67         FDSE (Setup_fdse_C_CE)      -0.205   104.923    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.923    
                         arrival time                         -29.846    
  -------------------------------------------------------------------
                         slack                                 75.076    

Slack (MET) :             75.111ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.232ns  (logic 3.642ns (15.030%)  route 20.590ns (84.970%))
  Logic Levels:           22  (LUT3=2 LUT4=2 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          0.908    28.129    display/M_alum_out[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    28.253 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.469    28.722    sm/override_address[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.846 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576    29.423    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.473   104.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.534    
                         arrival time                         -29.423    
  -------------------------------------------------------------------
                         slack                                 75.111    

Slack (MET) :             75.166ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 3.642ns (14.747%)  route 21.054ns (85.253%))
  Logic Levels:           22  (LUT3=2 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 r  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.383    28.604    sm/D_states_q_reg[7]_1[0]
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.728 r  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.442    29.170    sm/D_states_q[3]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124    29.294 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.593    29.887    sm/D_states_d__0[3]
    SLICE_X58Y72         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.494   104.898    sm/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)       -0.067   105.054    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -29.887    
  -------------------------------------------------------------------
                         slack                                 75.166    

Slack (MET) :             75.247ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.619ns  (logic 3.870ns (15.720%)  route 20.749ns (84.280%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.456     5.647 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=102, routed)         2.514     8.161    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.148     8.309 r  sm/D_states_q[2]_i_28/O
                         net (fo=28, routed)          1.708    10.017    sm/D_states_q_reg[2]_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.328    10.345 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.830    11.176    sm/ram_reg_i_106_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  sm/ram_reg_i_90/O
                         net (fo=32, routed)          0.691    11.990    L_reg/M_sm_ra2[1]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.114 r  L_reg/ram_reg_i_51/O
                         net (fo=2, routed)           0.972    13.086    sm/M_sm_rd2[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    13.210 r  sm/D_registers_q[7][31]_i_114/O
                         net (fo=89, routed)          3.026    16.236    sm/D_states_q_reg[7]_0[0]
    SLICE_X44Y77         LUT3 (Prop_lut3_I1_O)        0.152    16.388 f  sm/D_registers_q[7][2]_i_10/O
                         net (fo=2, routed)           0.819    17.207    sm/D_registers_q[7][2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.533 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=2, routed)           0.514    18.047    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.171 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.789    18.960    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.084 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.627    19.710    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.834 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.454    20.288    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.412 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.563    20.975    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.099 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.430    21.530    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    21.654 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.314    21.968    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.092 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.581    22.673    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    22.797 f  sm/D_registers_q[7][0]_i_97/O
                         net (fo=1, routed)           0.704    23.500    sm/D_registers_q[7][0]_i_97_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    23.624 f  sm/D_registers_q[7][0]_i_73/O
                         net (fo=2, routed)           0.728    24.352    sm/D_registers_q[7][0]_i_73_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.476 f  sm/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           1.190    25.666    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124    25.790 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.596    26.387    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.511 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.587    27.097    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I1_O)        0.124    27.221 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=17, routed)          1.324    28.546    sm/D_states_q_reg[7]_1[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.150    28.696 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.448    29.144    sm/D_states_q[7]_i_9_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I2_O)        0.326    29.470 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.340    29.810    sm/D_states_d__0[7]
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X61Y69         FDSE (Setup_fdse_C_D)       -0.067   105.057    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.057    
                         arrival time                         -29.810    
  -------------------------------------------------------------------
                         slack                                 75.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.882    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.882    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.882    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.882    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.861    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.861    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.847     2.037    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y70   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y70   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y73   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y75   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y78   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y79   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y74   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       92.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.934ns (13.956%)  route 5.758ns (86.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=189, routed)         3.236     8.889    sm/Q[1]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.152     9.041 f  sm/ram_reg_i_45/O
                         net (fo=17, routed)          1.726    10.767    sm/ram_reg_i_45_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.326    11.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.796    11.889    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.493   104.897    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   104.759    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 92.869    

Slack (MET) :             92.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.934ns (13.956%)  route 5.758ns (86.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=189, routed)         3.236     8.889    sm/Q[1]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.152     9.041 f  sm/ram_reg_i_45/O
                         net (fo=17, routed)          1.726    10.767    sm/ram_reg_i_45_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.326    11.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.796    11.889    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.493   104.897    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   104.759    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 92.869    

Slack (MET) :             92.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.934ns (13.956%)  route 5.758ns (86.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=189, routed)         3.236     8.889    sm/Q[1]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.152     9.041 f  sm/ram_reg_i_45/O
                         net (fo=17, routed)          1.726    10.767    sm/ram_reg_i_45_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.326    11.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.796    11.889    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.493   104.897    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   104.759    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 92.869    

Slack (MET) :             92.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.934ns (13.956%)  route 5.758ns (86.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=189, routed)         3.236     8.889    sm/Q[1]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.152     9.041 f  sm/ram_reg_i_45/O
                         net (fo=17, routed)          1.726    10.767    sm/ram_reg_i_45_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.326    11.093 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.796    11.889    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.493   104.897    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   104.759    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 92.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.563%)  route 0.628ns (73.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.235     1.887    sm/D_states_q_reg[1]_rep_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.099     1.986 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     2.378    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.563%)  route 0.628ns (73.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.235     1.887    sm/D_states_q_reg[1]_rep_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.099     1.986 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     2.378    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.563%)  route 0.628ns (73.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.235     1.887    sm/D_states_q_reg[1]_rep_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.099     1.986 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     2.378    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.563%)  route 0.628ns (73.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.580     1.524    sm/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.235     1.887    sm/D_states_q_reg[1]_rep_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.099     1.986 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     2.378    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.913    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.297ns  (logic 12.169ns (34.477%)  route 23.128ns (65.523%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.589    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    31.713 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.697    32.410    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    32.534 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.234    33.768    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.154    33.922 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.749    36.671    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.421 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.421    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.272ns  (logic 12.178ns (34.525%)  route 23.094ns (65.475%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.741    31.675    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    31.799 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.591    32.390    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    32.514 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.222    33.736    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.152    33.888 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.747    36.635    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.396 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.396    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.090ns  (logic 11.945ns (34.039%)  route 23.146ns (65.961%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.589    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    31.713 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.697    32.410    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    32.534 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.234    33.768    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    33.892 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.767    36.659    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.214 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.214    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.029ns  (logic 12.174ns (34.753%)  route 22.856ns (65.247%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.741    31.675    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    31.799 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.591    32.390    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    32.514 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.224    33.738    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.152    33.890 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.507    36.397    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.153 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.153    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.888ns  (logic 11.942ns (34.231%)  route 22.945ns (65.769%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.589    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.124    31.713 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.697    32.410    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    32.534 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.236    33.770    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.124    33.894 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.564    36.458    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.012 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.012    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.851ns  (logic 11.933ns (34.240%)  route 22.918ns (65.760%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.741    31.675    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    31.799 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.591    32.390    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    32.514 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.224    33.738    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    33.862 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.569    36.431    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    39.975 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.975    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.817ns  (logic 11.940ns (34.292%)  route 22.878ns (65.708%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=17, routed)          1.184     6.826    L_reg/M_sm_timer[8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I0_O)        0.152     6.978 r  L_reg/L_72b85fb9_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.841     7.819    L_reg/L_72b85fb9_remainder0_carry_i_28__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.145 f  L_reg/L_72b85fb9_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.879     9.024    L_reg/L_72b85fb9_remainder0_carry_i_18__1_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.176 f  L_reg/L_72b85fb9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682     9.858    L_reg/L_72b85fb9_remainder0_carry_i_20__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.218 r  L_reg/L_72b85fb9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.143    11.361    L_reg/L_72b85fb9_remainder0_carry_i_10__1_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.326    11.687 r  L_reg/L_72b85fb9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.687    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.219 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.219    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.333    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 f  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.958    13.530    L_reg/L_72b85fb9_remainder0_3[10]
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.302    13.832 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.837    14.669    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    14.793 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.667    15.460    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.584 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.037    16.621    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.773 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.935    17.708    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.354    18.062 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.125    19.187    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.348    19.535 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    20.039    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.559 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.559    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.676 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.676    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.991 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.812    21.803    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.307    22.110 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.543    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.314    23.981    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.105 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.436    25.525    L_reg/i__carry_i_23__3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.851 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.530    L_reg/i__carry_i_13__3_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.152    26.682 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.742    27.424    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.332    27.756 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.756    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.306 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.420    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.754 r  timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.570    timerseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.303    29.873 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    30.810    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.741    31.675    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    31.799 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.591    32.390    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    32.514 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.222    33.736    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    33.860 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.531    36.391    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.941 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.941    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.629ns  (logic 11.590ns (33.469%)  route 23.039ns (66.531%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.419     5.546 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.773     7.319    L_reg/M_sm_pac[6]
    SLICE_X37Y67         LUT5 (Prop_lut5_I1_O)        0.324     7.643 r  L_reg/L_72b85fb9_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.266     7.908    L_reg/L_72b85fb9_remainder0_carry_i_27_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.332     8.240 f  L_reg/L_72b85fb9_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.902     9.142    L_reg/L_72b85fb9_remainder0_carry_i_13_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.150     9.292 f  L_reg/L_72b85fb9_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669     9.961    L_reg/L_72b85fb9_remainder0_carry_i_19_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I3_O)        0.360    10.321 r  L_reg/L_72b85fb9_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.637    10.957    L_reg/L_72b85fb9_remainder0_carry_i_10_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.283 r  L_reg/L_72b85fb9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.283    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.833 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.833    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.947    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.169 f  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.326    13.496    L_reg/L_72b85fb9_remainder0[8]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299    13.795 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.993    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.993    15.905    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.029 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.807    16.836    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.152    16.988 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.630    17.618    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.320    17.938 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.844    18.782    L_reg/i__carry_i_11_n_0
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.108 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.605    19.713    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.220 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.220    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.334    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.668 f  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    21.629    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.303    21.932 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.196    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.320 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.914    23.235    L_reg/i__carry_i_14_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.150    23.385 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    24.058    L_reg/i__carry_i_25_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.328    24.386 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.668    25.054    L_reg/i__carry_i_14_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.178 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.770    25.948    L_reg/i__carry_i_13_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.150    26.098 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    26.631    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.340 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.340    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.579 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.395    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X32Y62         LUT6 (Prop_lut6_I4_O)        0.302    28.697 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    28.977    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    29.101 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    30.088    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.212 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    30.881    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    31.005 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.984    31.989    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.124    32.113 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.075    36.188    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.756 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.756    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.490ns  (logic 11.212ns (32.509%)  route 23.278ns (67.491%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.803     7.443    L_reg/M_sm_pbc[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.567 f  L_reg/L_72b85fb9_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.491     8.058    L_reg/L_72b85fb9_remainder0_carry_i_25__0_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.182 f  L_reg/L_72b85fb9_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.675     8.857    L_reg/L_72b85fb9_remainder0_carry_i_12__0_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.150     9.007 f  L_reg/L_72b85fb9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.675    L_reg/L_72b85fb9_remainder0_carry_i_20__0_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.360    10.035 r  L_reg/L_72b85fb9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.971    11.006    L_reg/L_72b85fb9_remainder0_carry_i_10__0_n_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.332 r  L_reg/L_72b85fb9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.332    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.882    bseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.195 f  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.867    13.062    L_reg/L_72b85fb9_remainder0_1[7]
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.306    13.368 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.124    14.491    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.615 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.958    15.574    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.698 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.789    16.486    L_reg/i__carry_i_16__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.150    16.636 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.002    17.639    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.326    17.965 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.682    18.647    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.124    18.771 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.806    19.576    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.700 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    19.700    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.098 r  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.098    bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.432 f  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    21.266    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X45Y64         LUT5 (Prop_lut5_I4_O)        0.303    21.569 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    21.718    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.842 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.754    23.596    L_reg/i__carry_i_14__0_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I0_O)        0.152    23.748 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.169    23.917    L_reg/i__carry_i_25__1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.326    24.243 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.020    25.263    L_reg/i__carry_i_14__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.387 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.593    25.980    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.150    26.130 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.362    26.493    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.332    26.825 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.825    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.375 r  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.375    bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.489 r  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.489    bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.711 f  bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.568    bseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.299    28.867 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.783    29.651    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.758    30.533    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I1_O)        0.124    30.657 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.991    31.648    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.772 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.055    32.826    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124    32.950 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.116    36.067    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.612 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.612    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.468ns  (logic 11.595ns (33.641%)  route 22.873ns (66.359%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.419     5.546 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.773     7.319    L_reg/M_sm_pac[6]
    SLICE_X37Y67         LUT5 (Prop_lut5_I1_O)        0.324     7.643 r  L_reg/L_72b85fb9_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.266     7.908    L_reg/L_72b85fb9_remainder0_carry_i_27_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.332     8.240 f  L_reg/L_72b85fb9_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.902     9.142    L_reg/L_72b85fb9_remainder0_carry_i_13_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.150     9.292 f  L_reg/L_72b85fb9_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669     9.961    L_reg/L_72b85fb9_remainder0_carry_i_19_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I3_O)        0.360    10.321 r  L_reg/L_72b85fb9_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.637    10.957    L_reg/L_72b85fb9_remainder0_carry_i_10_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.326    11.283 r  L_reg/L_72b85fb9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.283    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.833 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.833    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.947    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.169 f  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.326    13.496    L_reg/L_72b85fb9_remainder0[8]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299    13.795 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.993    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.993    15.905    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.029 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.807    16.836    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.152    16.988 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.630    17.618    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.320    17.938 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.844    18.782    L_reg/i__carry_i_11_n_0
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.108 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.605    19.713    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X31Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.220 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.220    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.334    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.668 f  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    21.629    L_reg/L_72b85fb9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.303    21.932 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.196    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.320 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.914    23.235    L_reg/i__carry_i_14_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.150    23.385 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    24.058    L_reg/i__carry_i_25_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.328    24.386 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.668    25.054    L_reg/i__carry_i_14_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.178 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.770    25.948    L_reg/i__carry_i_13_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.150    26.098 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    26.631    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.340 r  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.340    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.579 f  aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.395    aseg_driver/decimal_renderer/L_72b85fb9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X32Y62         LUT6 (Prop_lut6_I4_O)        0.302    28.697 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    28.977    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    29.101 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    30.088    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.212 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    30.881    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    31.005 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.977    31.982    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    32.106 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.916    36.022    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.595 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.595    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.373ns (69.719%)  route 0.596ns (30.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.596     2.242    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.474 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.474    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.350ns (67.498%)  route 0.650ns (32.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.650     2.297    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.505 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.406ns (70.038%)  route 0.601ns (29.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.601     2.271    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.513 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.513    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1661020676[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.483ns (73.695%)  route 0.530ns (26.305%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.592     1.536    forLoop_idx_0_1661020676[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.772    forLoop_idx_0_1661020676[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.869    forLoop_idx_0_1661020676[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.405     2.319    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.549 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.549    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_456984971[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.453ns (71.605%)  route 0.576ns (28.395%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.591     1.535    forLoop_idx_0_456984971[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  forLoop_idx_0_456984971[2].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_456984971[2].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.133     1.809    forLoop_idx_0_456984971[2].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  forLoop_idx_0_456984971[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.906    forLoop_idx_0_456984971[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  forLoop_idx_0_456984971[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=30, routed)          0.391     2.342    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.564 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.564    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_456984971[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.458ns (71.706%)  route 0.575ns (28.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.590     1.534    forLoop_idx_0_456984971[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_456984971[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_456984971[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.750    forLoop_idx_0_456984971[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  forLoop_idx_0_456984971[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.847    forLoop_idx_0_456984971[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  forLoop_idx_0_456984971[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=26, routed)          0.448     2.340    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.566 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.566    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1661020676[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.466ns (71.687%)  route 0.579ns (28.313%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.592     1.536    forLoop_idx_0_1661020676[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.131     1.808    forLoop_idx_0_1661020676[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.913    forLoop_idx_0_1661020676[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.958 r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.388     2.346    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.580 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.396ns (66.448%)  route 0.705ns (33.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.506    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.670 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.705     2.375    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.607 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.607    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.454ns (64.584%)  route 0.797ns (35.416%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.160     1.830    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.875 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.512    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.756 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.756    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.461ns (65.189%)  route 0.780ns (34.811%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.588     1.532    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.772    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.817 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.184     2.001    cond_butt_next_play/sel
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.046 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.497     2.543    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.773 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.773    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_456984971[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.502ns (27.158%)  route 4.029ns (72.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.029     5.531    forLoop_idx_0_456984971[0].cond_butt_dirs/sync/D[0]
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_456984971[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497     4.901    forLoop_idx_0_456984971[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_456984971[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_456984971[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.336ns  (logic 1.488ns (27.876%)  route 3.849ns (72.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.849     5.336    forLoop_idx_0_456984971[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y79         FDRE                                         r  forLoop_idx_0_456984971[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497     4.901    forLoop_idx_0_456984971[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  forLoop_idx_0_456984971[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 1.500ns (29.912%)  route 3.515ns (70.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.515     5.014    forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.508     4.912    forLoop_idx_0_456984971[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 1.490ns (32.592%)  route 3.081ns (67.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.081     4.571    forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.508     4.912    forLoop_idx_0_456984971[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.496ns (41.025%)  route 2.150ns (58.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.150     3.645    reset_cond/AS[0]
    SLICE_X53Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.496ns (41.025%)  route 2.150ns (58.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.150     3.645    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.496ns (41.025%)  route 2.150ns (58.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.150     3.645    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.496ns (41.025%)  route 2.150ns (58.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.150     3.645    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.496ns (41.025%)  route 2.150ns (58.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.150     3.645    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.493ns (45.496%)  route 1.789ns (54.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.789     3.282    cond_butt_next_play/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.504     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1661020676[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.230ns (35.025%)  route 0.427ns (64.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.427     0.656    forLoop_idx_0_1661020676[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.861     2.051    forLoop_idx_0_1661020676[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1661020676[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1661020676[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.236ns (31.901%)  route 0.504ns (68.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.504     0.740    forLoop_idx_0_1661020676[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.861     2.051    forLoop_idx_0_1661020676[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1661020676[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.261ns (25.821%)  route 0.750ns (74.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.011    cond_butt_next_play/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.858     2.048    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.263ns (22.380%)  route 0.913ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.913     1.176    reset_cond/AS[0]
    SLICE_X53Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.263ns (22.380%)  route 0.913ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.913     1.176    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.263ns (22.380%)  route 0.913ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.913     1.176    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.263ns (22.380%)  route 0.913ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.913     1.176    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.263ns (22.380%)  route 0.913ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.913     1.176    reset_cond/AS[0]
    SLICE_X52Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.257ns (15.383%)  route 1.416ns (84.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.416     1.674    forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.861     2.051    forLoop_idx_0_456984971[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_456984971[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.268ns (14.022%)  route 1.641ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.641     1.908    forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.861     2.051    forLoop_idx_0_456984971[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_456984971[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





