-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic is
generic (
    C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_AWVALID : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_WVALID : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_WREADY : OUT STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH-1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_ARVALID : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_RVALID : OUT STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_RREADY : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH-1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_HLS_TREEADD_PERIPH_BUS_BVALID : OUT STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_BREADY : IN STD_LOGIC;
    s_axi_HLS_TREEADD_PERIPH_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cordic is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cordic_cordic,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.292000,HLS_SYN_LAT=25,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3207,HLS_SYN_LUT=7381,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_1921 : STD_LOGIC_VECTOR (15 downto 0) := "0001100100100001";
    constant ap_const_lv16_E6DF : STD_LOGIC_VECTOR (15 downto 0) := "1110011011011111";
    constant ap_const_lv16_1DAC : STD_LOGIC_VECTOR (15 downto 0) := "0001110110101100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_F12A : STD_LOGIC_VECTOR (15 downto 0) := "1111000100101010";
    constant ap_const_lv16_FAC : STD_LOGIC_VECTOR (15 downto 0) := "0000111110101100";
    constant ap_const_lv16_F82A : STD_LOGIC_VECTOR (15 downto 0) := "1111100000101010";
    constant ap_const_lv16_7F4 : STD_LOGIC_VECTOR (15 downto 0) := "0000011111110100";
    constant ap_const_lv16_FC06 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000110";
    constant ap_const_lv16_3FE : STD_LOGIC_VECTOR (15 downto 0) := "0000001111111110";
    constant ap_const_lv16_FE01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111000000001";
    constant ap_const_lv16_1FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000111111110";
    constant ap_const_lv16_FF01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111100000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111110";
    constant ap_const_lv16_FF81 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_7E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111110";
    constant ap_const_lv16_FFC1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000001";
    constant ap_const_lv13_180C : STD_LOGIC_VECTOR (12 downto 0) := "1100000001100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_C02 : STD_LOGIC_VECTOR (11 downto 0) := "110000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv12_E02 : STD_LOGIC_VECTOR (11 downto 0) := "111000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_3E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000111110";
    constant ap_const_lv16_FFE1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100001";
    constant ap_const_lv15_75B5 : STD_LOGIC_VECTOR (14 downto 0) := "111010110110101";
    constant ap_const_lv15_27F7 : STD_LOGIC_VECTOR (14 downto 0) := "010011111110111";
    constant ap_const_lv15_5809 : STD_LOGIC_VECTOR (14 downto 0) := "101100000001001";
    constant ap_const_lv15_A4B : STD_LOGIC_VECTOR (14 downto 0) := "000101001001011";
    constant ap_const_lv15_7054 : STD_LOGIC_VECTOR (14 downto 0) := "111000001010100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_1E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011110";
    constant ap_const_lv16_FFF1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110001";
    constant ap_const_lv9_182 : STD_LOGIC_VECTOR (8 downto 0) := "110000010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1C2 : STD_LOGIC_VECTOR (8 downto 0) := "111000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_FFF9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_FFFD : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv15_FC3 : STD_LOGIC_VECTOR (14 downto 0) := "000111111000011";
    constant ap_const_lv15_FC5 : STD_LOGIC_VECTOR (14 downto 0) := "000111111000101";
    constant ap_const_lv10_302 : STD_LOGIC_VECTOR (9 downto 0) := "1100000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state : STD_LOGIC;
    signal theta : STD_LOGIC_VECTOR (15 downto 0);
    signal x : STD_LOGIC_VECTOR (15 downto 0);
    signal y : STD_LOGIC_VECTOR (15 downto 0);
    signal s : STD_LOGIC_VECTOR (15 downto 0);
    signal s_ap_vld : STD_LOGIC;
    signal c : STD_LOGIC_VECTOR (15 downto 0);
    signal c_ap_vld : STD_LOGIC;
    signal t : STD_LOGIC_VECTOR (15 downto 0);
    signal t_ap_vld : STD_LOGIC;
    signal y_read_reg_4145 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal y_read_reg_4145_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal y_read_reg_4145_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal y_read_reg_4145_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal y_read_reg_4145_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_read_reg_4152 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_read_reg_4152_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_read_reg_4152_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_read_reg_4152_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_read_reg_4152_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal state_read_reg_4159 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal state_read_reg_4159_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_4167_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_fu_285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_reg_4173 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4178 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4178_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4178_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4178_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4178_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4178_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_4184_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4190_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_4196 : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_1_fu_335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_1_reg_4201 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4206_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4206_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4206_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_4206_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_4212 : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_2_fu_369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_2_reg_4217 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4222 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4222_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4222_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4222_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4222_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_4228 : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_3_fu_403_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_3_reg_4233 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_4238 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4238_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4238_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4238_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_4244 : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_4_fu_437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_4_reg_4249 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_4254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_4254_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_4254_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_4254_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_4260 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_129_fu_459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_129_reg_4265 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_fu_463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_reg_4273 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_130_fu_467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_130_reg_4279 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_5_fu_483_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_5_reg_4285 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_4290 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_4290_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_4290_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_4296 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_4301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_4301_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_4301_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_14_fu_779_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_14_reg_4306 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_14_fu_786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_14_reg_4312 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_103_reg_4318 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_104_reg_4323 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_compare_V_35_fu_813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_35_reg_4328 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_35_reg_4328_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_4335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_4335_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_4335_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_15_fu_829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_15_reg_4340 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_105_reg_4346 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_106_reg_4351 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_reg_4356 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_4356_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_V_6_fu_877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_6_reg_4362 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_4367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_4367_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_4367_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_4373 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_136_fu_936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_136_reg_4378 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_137_fu_946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_137_reg_4383 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_21_fu_993_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_21_reg_4388 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_109_reg_4394 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_sin_V_26_fu_1034_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_26_reg_4399 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_26_fu_1041_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_26_reg_4405 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_111_reg_4411 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_112_reg_4416 : STD_LOGIC_VECTOR (10 downto 0);
    signal theta_V_7_fu_1080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_7_reg_4421 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4426 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_4426_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4432 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_compare_V_36_fu_1175_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_36_reg_4437 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_113_reg_4443 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_fu_1231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_4448 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_33_fu_1329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_33_reg_4453 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_117_reg_4459 : STD_LOGIC_VECTOR (9 downto 0);
    signal current_sin_V_38_fu_1371_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_38_reg_4464 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_38_fu_1378_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_38_reg_4470 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_119_reg_4476 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_120_reg_4481 : STD_LOGIC_VECTOR (8 downto 0);
    signal theta_V_8_fu_1417_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_8_reg_4486 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_4491 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_4491_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_4497 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1697_26_fu_1449_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1697_26_reg_4502 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_fu_1520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_4507 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_142_fu_1533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_142_reg_4512 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_143_fu_1544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_143_reg_4517 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_4522 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_4522_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_4522_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_4522_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_39_fu_1564_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_39_reg_4527 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_121_reg_4533 : STD_LOGIC_VECTOR (8 downto 0);
    signal current_sin_V_50_fu_1668_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_50_reg_4538 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_50_fu_1675_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_50_reg_4544 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_127_reg_4550 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_128_reg_4555 : STD_LOGIC_VECTOR (6 downto 0);
    signal theta_V_9_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_9_reg_4560 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_4565 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4571 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1697_27_fu_1745_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_27_reg_4576 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_27_reg_4576_pp0_iter10_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_27_reg_4576_pp0_iter11_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_27_reg_4576_pp0_iter12_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_27_reg_4576_pp0_iter13_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal y_compare_V_40_fu_1901_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_40_reg_4581 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_40_reg_4581_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_51_fu_1925_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_51_reg_4588 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_129_reg_4594 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_130_reg_4599 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_38_reg_4604 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_4604_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_62_fu_2047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_62_reg_4610 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_62_fu_2054_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_62_reg_4616 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_10_fu_2073_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_10_reg_4622 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_135_reg_4627 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_136_reg_4632 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_44_reg_4637 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_4643 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1697_28_fu_2115_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1697_28_reg_4648 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1697_28_reg_4648_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1697_28_reg_4648_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal current_sin_V_148_fu_2132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_148_reg_4653 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_149_fu_2142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_149_reg_4658 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_57_fu_2147_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_57_reg_4663 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_133_reg_4669 : STD_LOGIC_VECTOR (5 downto 0);
    signal theta_V_11_fu_2216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_11_reg_4674 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_71_fu_2282_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_71_reg_4679 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_68_fu_2290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_68_reg_4685 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_62_fu_2306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_62_reg_4691 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_140_reg_4696 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_141_reg_4701 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_53_fu_2533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_4706_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_72_fu_2605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_72_reg_4746 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_75_fu_2611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_75_reg_4751 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_73_fu_2617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_73_reg_4756 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_76_fu_2623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_76_reg_4761 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_31_fu_2644_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1697_31_reg_4766 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln1697_63_fu_2650_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1697_63_reg_4771 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1697_63_reg_4771_pp0_iter13_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_sin_V_80_fu_2731_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_80_reg_4776 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_77_fu_2738_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_77_reg_4782 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_2_fu_2753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_2_reg_4788 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_3_fu_2769_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_3_reg_4794 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_32_fu_2789_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1697_32_reg_4800 : STD_LOGIC_VECTOR (9 downto 0);
    signal current_sin_V_86_fu_2881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_86_reg_4805 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_83_fu_2888_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_83_reg_4811 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_150_reg_4817 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_151_reg_4822 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_t_V_3_fu_2919_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter15_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter16_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter17_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter18_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter19_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter20_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter21_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter22_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter23_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_3_reg_4827_pp0_iter24_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal current_cos_V_87_fu_3004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_87_reg_4832 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_90_fu_3010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_90_reg_4837 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_88_fu_3016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_88_reg_4842 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_91_fu_3022_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_91_reg_4847 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_95_fu_3094_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_95_reg_4852 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_92_fu_3101_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_92_reg_4858 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_12_fu_3116_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_12_reg_4864 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_13_fu_3132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_13_reg_4870 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_101_fu_3226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_101_reg_4876 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_98_fu_3233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_98_reg_4882 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_160_reg_4888 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_161_reg_4893 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_102_fu_3336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_102_reg_4898 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_105_fu_3342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_105_reg_4903 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_103_fu_3348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_103_reg_4908 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_106_fu_3354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_106_reg_4913 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_110_fu_3426_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_110_reg_4918 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_107_fu_3433_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_107_reg_4924 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_22_fu_3448_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_22_reg_4930 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_23_fu_3464_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_23_reg_4936 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_116_fu_3558_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_116_reg_4942 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_113_fu_3565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_113_reg_4948 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_170_reg_4954 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_171_reg_4959 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_117_fu_3668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_117_reg_4964 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_120_fu_3674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_120_reg_4969 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_118_fu_3680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_118_reg_4974 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_121_fu_3686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_121_reg_4979 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_125_fu_3758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_125_reg_4984 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_122_fu_3765_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_122_reg_4990 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_32_fu_3780_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_32_reg_4996 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_33_fu_3796_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_33_reg_5002 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_1_fu_3868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_1_reg_5008 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_reg_5013 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_s_V_1_fu_3918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_1_reg_5018 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_90_reg_5023 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_s_V_4_fu_3978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_4_reg_5028 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_4_fu_4028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_4_reg_5034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_3_fu_269_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_2_fu_277_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_fu_330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_fu_323_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_2_fu_364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_6_fu_357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_4_fu_398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_12_fu_391_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_6_fu_432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_18_fu_425_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_8_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_24_fu_471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_2_fu_510_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_95_fu_515_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_sin_V_3_fu_505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_96_fu_529_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_cos_V_3_fu_548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_97_fu_553_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_sin_V_131_fu_543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_98_fu_567_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_1_fu_539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_fu_525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_3_fu_577_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_2_fu_563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_5_fu_607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_fu_595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_5_fu_601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_4_fu_589_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_8_fu_644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_99_fu_651_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal current_sin_V_8_fu_637_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_100_fu_665_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal current_sin_V_133_fu_631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_132_fu_619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_7_fu_625_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_6_fu_613_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_9_fu_687_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_101_fu_695_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_compare_V_34_fu_679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_102_fu_709_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1534_5_fu_675_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_4_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_7_fu_719_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_6_fu_705_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_11_fu_749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_10_fu_737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_11_fu_743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_10_fu_731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_135_fu_773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_134_fu_761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_13_fu_767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_12_fu_755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_10_fu_872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_30_fu_865_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_9_fu_902_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_8_fu_899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_11_fu_908_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_10_fu_905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_17_fu_926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_16_fu_916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_17_fu_921_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_16_fu_911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_20_fu_958_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_107_fu_965_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_sin_V_20_fu_951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_108_fu_979_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_cos_V_19_fu_941_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_18_fu_931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_13_fu_989_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_12_fu_975_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_23_fu_1028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_22_fu_1016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_23_fu_1022_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_22_fu_1010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_12_fu_1075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_36_fu_1068_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_compare_V_fu_1102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_110_fu_1125_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1534_15_fu_1135_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_14_fu_1122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_139_fu_1163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_138_fu_1152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1183_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_25_fu_1158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_24_fu_1147_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_27_fu_1199_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_114_fu_1217_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1534_17_fu_1172_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_16_fu_1169_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_19_fu_1227_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_29_fu_1254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_28_fu_1244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_29_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_28_fu_1239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_32_fu_1278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_115_fu_1285_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal current_sin_V_32_fu_1271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_116_fu_1299_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_1313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_31_fu_1265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_30_fu_1259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_21_fu_1309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_20_fu_1295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_35_fu_1365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_34_fu_1353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_35_fu_1359_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_34_fu_1347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_14_fu_1412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_42_fu_1405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_20_fu_1191_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1697_26_fu_1321_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1697_25_fu_1439_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1697_fu_1445_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1697_14_fu_1114_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal current_t_V_1_fu_1462_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_fu_1455_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_18_fu_1483_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_141_fu_1491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_140_fu_1486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_compare_V_37_fu_1496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_118_fu_1506_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1534_23_fu_1516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_22_fu_1503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_37_fu_1539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_36_fu_1528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_25_fu_1553_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_24_fu_1550_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_41_fu_1597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_40_fu_1587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_41_fu_1592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_40_fu_1582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_44_fu_1609_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_123_fu_1616_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal current_sin_V_44_fu_1602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_124_fu_1630_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1534_29_fu_1640_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_28_fu_1626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_47_fu_1662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_46_fu_1650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_47_fu_1656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_46_fu_1644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_16_fu_1709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_48_fu_1702_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_8_fu_1476_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal current_t_V_2_fu_1469_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1697_1_fu_1742_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_24_fu_1736_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_compare_V_38_fu_1751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_122_fu_1759_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1534_27_fu_1769_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_26_fu_1756_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_145_fu_1797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_144_fu_1786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_43_fu_1792_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_42_fu_1781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_45_fu_1827_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_125_fu_1835_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_compare_V_39_fu_1803_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_126_fu_1849_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1534_31_fu_1859_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_30_fu_1845_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_147_fu_1889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_146_fu_1877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_49_fu_1883_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_48_fu_1871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_33_fu_1898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_32_fu_1895_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_53_fu_1976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_52_fu_1966_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_53_fu_1971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_52_fu_1961_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_56_fu_1988_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_131_fu_1995_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_sin_V_56_fu_1981_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_132_fu_2009_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_37_fu_2019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_36_fu_2005_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_59_fu_2041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_58_fu_2029_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_59_fu_2035_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_58_fu_2023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_18_fu_2068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_54_fu_2061_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_38_fu_1819_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln1697_44_fu_1917_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1534_35_fu_2124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_34_fu_2121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_55_fu_2137_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_54_fu_2127_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_41_fu_2167_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_40_fu_2164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_67_fu_2185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_66_fu_2175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_64_fu_2180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_63_fu_2170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1697_20_fu_2211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1697_59_fu_2204_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_65_fu_2197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_138_fu_2222_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_sin_V_68_fu_2190_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_139_fu_2236_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1534_44_fu_2246_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_43_fu_2232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_2250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_70_fu_2276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_69_fu_2264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_67_fu_2270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_66_fu_2258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_compare_V_41_fu_2334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_134_fu_2357_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_39_fu_2367_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_38_fu_2354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_2371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_151_fu_2395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_150_fu_2384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_60_fu_2379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_61_fu_2390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_2435_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_2425_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_137_fu_2445_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_compare_V_42_fu_2401_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_42_fu_2453_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_2477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_153_fu_2471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_152_fu_2465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_2457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1697_22_fu_2517_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_V_12_fu_2522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_46_fu_2530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_45_fu_2527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_73_fu_2556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_72_fu_2546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_70_fu_2551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_69_fu_2541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_71_fu_2569_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_142_fu_2577_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_sin_V_74_fu_2561_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_143_fu_2591_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln1534_48_fu_2601_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_47_fu_2587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln92_fu_2509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_2417_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln25_1_fu_2485_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1697_30_fu_2634_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1697_3_fu_2640_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln1697_50_fu_2346_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1697_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_cos_V_74_fu_2670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_144_fu_2675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_77_fu_2665_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_145_fu_2691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_1_fu_2699_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_fu_2683_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_79_fu_2725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_78_fu_2713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_76_fu_2719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_75_fu_2707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_146_fu_2745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_147_fu_2761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1697_2_fu_2777_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1697_32_fu_2658_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1697_4_fu_2786_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1697_29_fu_2780_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal current_sin_V_82_fu_2807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_81_fu_2799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_79_fu_2803_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_78_fu_2795_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_80_fu_2818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_148_fu_2825_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_83_fu_2811_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_149_fu_2841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_5_fu_2849_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_4_fu_2833_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_85_fu_2875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_84_fu_2863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_82_fu_2869_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_81_fu_2857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1697_5_fu_2911_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1697_33_fu_2914_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1534_7_fu_2931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_6_fu_2924_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_88_fu_2953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_87_fu_2943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_85_fu_2948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_84_fu_2938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_86_fu_2965_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_152_fu_2972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_89_fu_2958_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_153_fu_2988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_9_fu_2996_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_8_fu_2980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_89_fu_3033_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_154_fu_3038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_92_fu_3028_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_155_fu_3054_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_11_fu_3062_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_10_fu_3046_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_94_fu_3088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_93_fu_3076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_91_fu_3082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_90_fu_3070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_156_fu_3108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_157_fu_3124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_97_fu_3152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_96_fu_3144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_94_fu_3148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_93_fu_3140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_95_fu_3163_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_158_fu_3170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_98_fu_3156_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_159_fu_3186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_15_fu_3194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_14_fu_3178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_100_fu_3220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_99_fu_3208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_97_fu_3214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_96_fu_3202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_17_fu_3263_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_16_fu_3256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_103_fu_3285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_102_fu_3275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_100_fu_3280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_99_fu_3270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_101_fu_3297_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_162_fu_3304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_104_fu_3290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_163_fu_3320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_19_fu_3328_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_18_fu_3312_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_104_fu_3365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_164_fu_3370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_107_fu_3360_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_165_fu_3386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_21_fu_3394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_20_fu_3378_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_109_fu_3420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_108_fu_3408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_106_fu_3414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_105_fu_3402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_166_fu_3440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_167_fu_3456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_112_fu_3484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_111_fu_3476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_109_fu_3480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_108_fu_3472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_110_fu_3495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_168_fu_3502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_113_fu_3488_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_169_fu_3518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_25_fu_3526_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_24_fu_3510_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_115_fu_3552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_114_fu_3540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_112_fu_3546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_111_fu_3534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_27_fu_3595_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_26_fu_3588_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_118_fu_3617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_117_fu_3607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_115_fu_3612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_114_fu_3602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_116_fu_3629_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_172_fu_3636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_119_fu_3622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_173_fu_3652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_29_fu_3660_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_28_fu_3644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_119_fu_3697_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_174_fu_3702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_122_fu_3692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_175_fu_3718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_31_fu_3726_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_30_fu_3710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_124_fu_3752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_123_fu_3740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_121_fu_3746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_120_fu_3734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_176_fu_3772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_177_fu_3788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_sin_V_127_fu_3816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_126_fu_3808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_124_fu_3812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_123_fu_3804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_cos_V_125_fu_3827_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_fu_3834_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_49_fu_3844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_fu_3848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_1_fu_3854_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1534_50_fu_3864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_sin_V_128_fu_3820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_88_fu_3884_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_53_fu_3894_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_fu_3898_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_89_fu_3904_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1534_54_fu_3914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_51_fu_3934_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_2_fu_3937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_84_fu_3942_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_52_fu_3952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_3_fu_3956_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_85_fu_3962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_34_fu_3970_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_55_fu_3984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_2_fu_3987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_91_fu_3992_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_56_fu_4002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_3_fu_4006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_92_fu_4012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_37_fu_4020_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_86_fu_4034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_35_fu_4041_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_5_fu_4049_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_87_fu_4054_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_36_fu_4062_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_93_fu_4076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_38_fu_4083_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_5_fu_4091_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_94_fu_4096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_39_fu_4104_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_s_V_6_fu_4070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_s_V_6_fu_4112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_t_V_4_fu_4134_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to24 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cordic_HLS_TREEADD_PERIPH_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        state : OUT STD_LOGIC;
        theta : OUT STD_LOGIC_VECTOR (15 downto 0);
        x : OUT STD_LOGIC_VECTOR (15 downto 0);
        y : OUT STD_LOGIC_VECTOR (15 downto 0);
        s : IN STD_LOGIC_VECTOR (15 downto 0);
        s_ap_vld : IN STD_LOGIC;
        c : IN STD_LOGIC_VECTOR (15 downto 0);
        c_ap_vld : IN STD_LOGIC;
        t : IN STD_LOGIC_VECTOR (15 downto 0);
        t_ap_vld : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    HLS_TREEADD_PERIPH_BUS_s_axi_U : component cordic_HLS_TREEADD_PERIPH_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_HLS_TREEADD_PERIPH_BUS_AWVALID,
        AWREADY => s_axi_HLS_TREEADD_PERIPH_BUS_AWREADY,
        AWADDR => s_axi_HLS_TREEADD_PERIPH_BUS_AWADDR,
        WVALID => s_axi_HLS_TREEADD_PERIPH_BUS_WVALID,
        WREADY => s_axi_HLS_TREEADD_PERIPH_BUS_WREADY,
        WDATA => s_axi_HLS_TREEADD_PERIPH_BUS_WDATA,
        WSTRB => s_axi_HLS_TREEADD_PERIPH_BUS_WSTRB,
        ARVALID => s_axi_HLS_TREEADD_PERIPH_BUS_ARVALID,
        ARREADY => s_axi_HLS_TREEADD_PERIPH_BUS_ARREADY,
        ARADDR => s_axi_HLS_TREEADD_PERIPH_BUS_ARADDR,
        RVALID => s_axi_HLS_TREEADD_PERIPH_BUS_RVALID,
        RREADY => s_axi_HLS_TREEADD_PERIPH_BUS_RREADY,
        RDATA => s_axi_HLS_TREEADD_PERIPH_BUS_RDATA,
        RRESP => s_axi_HLS_TREEADD_PERIPH_BUS_RRESP,
        BVALID => s_axi_HLS_TREEADD_PERIPH_BUS_BVALID,
        BREADY => s_axi_HLS_TREEADD_PERIPH_BUS_BREADY,
        BRESP => s_axi_HLS_TREEADD_PERIPH_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        state => state,
        theta => theta,
        x => x,
        y => y,
        s => s,
        s_ap_vld => s_ap_vld,
        c => c,
        c_ap_vld => c_ap_vld,
        t => t,
        t_ap_vld => t_ap_vld,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln1697_26_reg_4502(12 downto 1) <= add_ln1697_26_fu_1449_p2(12 downto 1);
                current_cos_V_33_reg_4453 <= current_cos_V_33_fu_1329_p3;
                r_V_113_reg_4443 <= current_cos_V_27_fu_1199_p3(15 downto 5);
                r_V_117_reg_4459 <= current_cos_V_33_fu_1329_p3(15 downto 6);
                tmp_22_reg_4448 <= y_compare_V_36_fu_1175_p3(15 downto 15);
                y_compare_V_36_reg_4437 <= y_compare_V_36_fu_1175_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln1697_27_reg_4576(14 downto 1) <= add_ln1697_27_fu_1745_p2(14 downto 1);
                current_cos_V_39_reg_4527 <= current_cos_V_39_fu_1564_p3;
                current_sin_V_142_reg_4512 <= current_sin_V_142_fu_1533_p2;
                current_sin_V_143_reg_4517 <= current_sin_V_143_fu_1544_p2;
                r_V_121_reg_4533 <= current_cos_V_39_fu_1564_p3(15 downto 7);
                tmp_26_reg_4507 <= y_compare_V_37_fu_1496_p3(15 downto 15);
                tmp_29_reg_4522 <= y_compare_V_37_fu_1496_p3(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln1697_27_reg_4576_pp0_iter10_reg(14 downto 1) <= add_ln1697_27_reg_4576(14 downto 1);
                    add_ln1697_27_reg_4576_pp0_iter11_reg(14 downto 1) <= add_ln1697_27_reg_4576_pp0_iter10_reg(14 downto 1);
                    add_ln1697_27_reg_4576_pp0_iter12_reg(14 downto 1) <= add_ln1697_27_reg_4576_pp0_iter11_reg(14 downto 1);
                    add_ln1697_27_reg_4576_pp0_iter13_reg(14 downto 1) <= add_ln1697_27_reg_4576_pp0_iter12_reg(14 downto 1);
                    add_ln1697_28_reg_4648_pp0_iter11_reg(8 downto 1) <= add_ln1697_28_reg_4648(8 downto 1);
                    add_ln1697_28_reg_4648_pp0_iter12_reg(8 downto 1) <= add_ln1697_28_reg_4648_pp0_iter11_reg(8 downto 1);
                current_cos_V_107_reg_4924 <= current_cos_V_107_fu_3433_p3;
                current_cos_V_113_reg_4948 <= current_cos_V_113_fu_3565_p3;
                current_cos_V_122_reg_4990 <= current_cos_V_122_fu_3765_p3;
                current_cos_V_14_reg_4312 <= current_cos_V_14_fu_786_p3;
                current_cos_V_26_reg_4405 <= current_cos_V_26_fu_1041_p3;
                current_cos_V_38_reg_4470 <= current_cos_V_38_fu_1378_p3;
                current_cos_V_50_reg_4544 <= current_cos_V_50_fu_1675_p3;
                current_cos_V_62_reg_4616 <= current_cos_V_62_fu_2054_p3;
                current_cos_V_68_reg_4685 <= current_cos_V_68_fu_2290_p3;
                current_cos_V_72_reg_4746 <= current_cos_V_72_fu_2605_p2;
                current_cos_V_73_reg_4756 <= current_cos_V_73_fu_2617_p2;
                current_cos_V_77_reg_4782 <= current_cos_V_77_fu_2738_p3;
                current_cos_V_83_reg_4811 <= current_cos_V_83_fu_2888_p3;
                current_cos_V_92_reg_4858 <= current_cos_V_92_fu_3101_p3;
                current_cos_V_98_reg_4882 <= current_cos_V_98_fu_3233_p3;
                current_cos_V_reg_4273 <= current_cos_V_fu_463_p2;
                current_sin_V_101_reg_4876 <= current_sin_V_101_fu_3226_p3;
                current_sin_V_110_reg_4918 <= current_sin_V_110_fu_3426_p3;
                current_sin_V_116_reg_4942 <= current_sin_V_116_fu_3558_p3;
                current_sin_V_125_reg_4984 <= current_sin_V_125_fu_3758_p3;
                current_sin_V_129_reg_4265 <= current_sin_V_129_fu_459_p2;
                current_sin_V_130_reg_4279 <= current_sin_V_130_fu_467_p2;
                current_sin_V_14_reg_4306 <= current_sin_V_14_fu_779_p3;
                current_sin_V_26_reg_4399 <= current_sin_V_26_fu_1034_p3;
                current_sin_V_38_reg_4464 <= current_sin_V_38_fu_1371_p3;
                current_sin_V_50_reg_4538 <= current_sin_V_50_fu_1668_p3;
                current_sin_V_62_reg_4610 <= current_sin_V_62_fu_2047_p3;
                current_sin_V_71_reg_4679 <= current_sin_V_71_fu_2282_p3;
                current_sin_V_75_reg_4751 <= current_sin_V_75_fu_2611_p2;
                current_sin_V_76_reg_4761 <= current_sin_V_76_fu_2623_p2;
                current_sin_V_80_reg_4776 <= current_sin_V_80_fu_2731_p3;
                current_sin_V_86_reg_4805 <= current_sin_V_86_fu_2881_p3;
                current_sin_V_95_reg_4852 <= current_sin_V_95_fu_3094_p3;
                    current_t_V_3_reg_4827_pp0_iter15_reg(14 downto 1) <= current_t_V_3_reg_4827(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter16_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter15_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter17_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter16_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter18_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter17_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter19_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter18_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter20_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter19_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter21_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter20_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter22_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter21_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter23_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter22_reg(14 downto 1);
                    current_t_V_3_reg_4827_pp0_iter24_reg(14 downto 1) <= current_t_V_3_reg_4827_pp0_iter23_reg(14 downto 1);
                r_V_103_reg_4318 <= current_cos_V_14_fu_786_p3(15 downto 3);
                r_V_104_reg_4323 <= current_sin_V_14_fu_779_p3(15 downto 3);
                r_V_111_reg_4411 <= current_cos_V_26_fu_1041_p3(15 downto 5);
                r_V_112_reg_4416 <= current_sin_V_26_fu_1034_p3(15 downto 5);
                r_V_119_reg_4476 <= current_cos_V_38_fu_1378_p3(15 downto 7);
                r_V_120_reg_4481 <= current_sin_V_38_fu_1371_p3(15 downto 7);
                r_V_127_reg_4550 <= current_cos_V_50_fu_1675_p3(15 downto 9);
                r_V_128_reg_4555 <= current_sin_V_50_fu_1668_p3(15 downto 9);
                r_V_135_reg_4627 <= current_cos_V_62_fu_2054_p3(15 downto 11);
                r_V_136_reg_4632 <= current_sin_V_62_fu_2047_p3(15 downto 11);
                r_V_140_reg_4696 <= current_cos_V_68_fu_2290_p3(15 downto 13);
                r_V_141_reg_4701 <= current_sin_V_71_fu_2282_p3(15 downto 13);
                r_V_150_reg_4817 <= current_cos_V_83_fu_2888_p3(15 downto 15);
                r_V_151_reg_4822 <= current_sin_V_86_fu_2881_p3(15 downto 15);
                r_V_160_reg_4888 <= current_cos_V_98_fu_3233_p3(15 downto 15);
                r_V_161_reg_4893 <= current_sin_V_101_fu_3226_p3(15 downto 15);
                r_V_170_reg_4954 <= current_cos_V_113_fu_3565_p3(15 downto 15);
                r_V_171_reg_4959 <= current_sin_V_116_fu_3558_p3(15 downto 15);
                select_ln1534_12_reg_4864 <= select_ln1534_12_fu_3116_p3;
                select_ln1534_13_reg_4870 <= select_ln1534_13_fu_3132_p3;
                select_ln1534_22_reg_4930 <= select_ln1534_22_fu_3448_p3;
                select_ln1534_23_reg_4936 <= select_ln1534_23_fu_3464_p3;
                select_ln1534_2_reg_4788 <= select_ln1534_2_fu_2753_p3;
                select_ln1534_3_reg_4794 <= select_ln1534_3_fu_2769_p3;
                    select_ln1697_62_reg_4691(1) <= select_ln1697_62_fu_2306_p3(1);
                    select_ln1697_63_reg_4771_pp0_iter13_reg(2 downto 1) <= select_ln1697_63_reg_4771(2 downto 1);
                state_read_reg_4159_pp0_iter10_reg <= state_read_reg_4159_pp0_iter9_reg;
                state_read_reg_4159_pp0_iter11_reg <= state_read_reg_4159_pp0_iter10_reg;
                state_read_reg_4159_pp0_iter12_reg <= state_read_reg_4159_pp0_iter11_reg;
                state_read_reg_4159_pp0_iter13_reg <= state_read_reg_4159_pp0_iter12_reg;
                state_read_reg_4159_pp0_iter14_reg <= state_read_reg_4159_pp0_iter13_reg;
                state_read_reg_4159_pp0_iter15_reg <= state_read_reg_4159_pp0_iter14_reg;
                state_read_reg_4159_pp0_iter16_reg <= state_read_reg_4159_pp0_iter15_reg;
                state_read_reg_4159_pp0_iter17_reg <= state_read_reg_4159_pp0_iter16_reg;
                state_read_reg_4159_pp0_iter18_reg <= state_read_reg_4159_pp0_iter17_reg;
                state_read_reg_4159_pp0_iter19_reg <= state_read_reg_4159_pp0_iter18_reg;
                state_read_reg_4159_pp0_iter20_reg <= state_read_reg_4159_pp0_iter19_reg;
                state_read_reg_4159_pp0_iter21_reg <= state_read_reg_4159_pp0_iter20_reg;
                state_read_reg_4159_pp0_iter22_reg <= state_read_reg_4159_pp0_iter21_reg;
                state_read_reg_4159_pp0_iter23_reg <= state_read_reg_4159_pp0_iter22_reg;
                state_read_reg_4159_pp0_iter24_reg <= state_read_reg_4159_pp0_iter23_reg;
                state_read_reg_4159_pp0_iter2_reg <= state_read_reg_4159_pp0_iter1_reg;
                state_read_reg_4159_pp0_iter3_reg <= state_read_reg_4159_pp0_iter2_reg;
                state_read_reg_4159_pp0_iter4_reg <= state_read_reg_4159_pp0_iter3_reg;
                state_read_reg_4159_pp0_iter5_reg <= state_read_reg_4159_pp0_iter4_reg;
                state_read_reg_4159_pp0_iter6_reg <= state_read_reg_4159_pp0_iter5_reg;
                state_read_reg_4159_pp0_iter7_reg <= state_read_reg_4159_pp0_iter6_reg;
                state_read_reg_4159_pp0_iter8_reg <= state_read_reg_4159_pp0_iter7_reg;
                state_read_reg_4159_pp0_iter9_reg <= state_read_reg_4159_pp0_iter8_reg;
                theta_V_10_reg_4622 <= theta_V_10_fu_2073_p2;
                theta_V_11_reg_4674 <= theta_V_11_fu_2216_p2;
                theta_V_2_reg_4217 <= theta_V_2_fu_369_p2;
                theta_V_3_reg_4233 <= theta_V_3_fu_403_p2;
                theta_V_4_reg_4249 <= theta_V_4_fu_437_p2;
                theta_V_5_reg_4285 <= theta_V_5_fu_483_p2;
                theta_V_6_reg_4362 <= theta_V_6_fu_877_p2;
                theta_V_7_reg_4421 <= theta_V_7_fu_1080_p2;
                theta_V_8_reg_4486 <= theta_V_8_fu_1417_p2;
                theta_V_9_reg_4560 <= theta_V_9_fu_1714_p2;
                tmp_12_reg_4222 <= theta_V_2_fu_369_p2(15 downto 15);
                tmp_12_reg_4222_pp0_iter3_reg <= tmp_12_reg_4222;
                tmp_12_reg_4222_pp0_iter4_reg <= tmp_12_reg_4222_pp0_iter3_reg;
                tmp_12_reg_4222_pp0_iter5_reg <= tmp_12_reg_4222_pp0_iter4_reg;
                tmp_12_reg_4222_pp0_iter6_reg <= tmp_12_reg_4222_pp0_iter5_reg;
                tmp_13_reg_4335_pp0_iter7_reg <= tmp_13_reg_4335;
                tmp_13_reg_4335_pp0_iter8_reg <= tmp_13_reg_4335_pp0_iter7_reg;
                tmp_14_reg_4356_pp0_iter7_reg <= tmp_14_reg_4356;
                tmp_15_reg_4228 <= theta_V_2_fu_369_p2(15 downto 15);
                tmp_16_reg_4238 <= theta_V_3_fu_403_p2(15 downto 15);
                tmp_16_reg_4238_pp0_iter4_reg <= tmp_16_reg_4238;
                tmp_16_reg_4238_pp0_iter5_reg <= tmp_16_reg_4238_pp0_iter4_reg;
                tmp_16_reg_4238_pp0_iter6_reg <= tmp_16_reg_4238_pp0_iter5_reg;
                tmp_19_reg_4244 <= theta_V_3_fu_403_p2(15 downto 15);
                tmp_20_reg_4254 <= theta_V_4_fu_437_p2(15 downto 15);
                tmp_20_reg_4254_pp0_iter5_reg <= tmp_20_reg_4254;
                tmp_20_reg_4254_pp0_iter6_reg <= tmp_20_reg_4254_pp0_iter5_reg;
                tmp_20_reg_4254_pp0_iter7_reg <= tmp_20_reg_4254_pp0_iter6_reg;
                tmp_23_reg_4260 <= theta_V_4_fu_437_p2(15 downto 15);
                tmp_24_reg_4290 <= theta_V_5_fu_483_p2(15 downto 15);
                tmp_24_reg_4290_pp0_iter6_reg <= tmp_24_reg_4290;
                tmp_24_reg_4290_pp0_iter7_reg <= tmp_24_reg_4290_pp0_iter6_reg;
                tmp_27_reg_4296 <= theta_V_5_fu_483_p2(15 downto 15);
                tmp_28_reg_4367 <= theta_V_6_fu_877_p2(15 downto 15);
                tmp_28_reg_4367_pp0_iter7_reg <= tmp_28_reg_4367;
                tmp_28_reg_4367_pp0_iter8_reg <= tmp_28_reg_4367_pp0_iter7_reg;
                tmp_29_reg_4522_pp0_iter10_reg <= tmp_29_reg_4522;
                tmp_29_reg_4522_pp0_iter11_reg <= tmp_29_reg_4522_pp0_iter10_reg;
                tmp_29_reg_4522_pp0_iter12_reg <= tmp_29_reg_4522_pp0_iter11_reg;
                tmp_2_reg_4167_pp0_iter2_reg <= tmp_2_reg_4167_pp0_iter1_reg;
                tmp_2_reg_4167_pp0_iter3_reg <= tmp_2_reg_4167_pp0_iter2_reg;
                tmp_2_reg_4167_pp0_iter4_reg <= tmp_2_reg_4167_pp0_iter3_reg;
                tmp_2_reg_4167_pp0_iter5_reg <= tmp_2_reg_4167_pp0_iter4_reg;
                tmp_31_reg_4373 <= theta_V_6_fu_877_p2(15 downto 15);
                tmp_32_reg_4426 <= theta_V_7_fu_1080_p2(15 downto 15);
                tmp_32_reg_4426_pp0_iter8_reg <= tmp_32_reg_4426;
                tmp_35_reg_4432 <= theta_V_7_fu_1080_p2(15 downto 15);
                tmp_36_reg_4491 <= theta_V_8_fu_1417_p2(15 downto 15);
                tmp_36_reg_4491_pp0_iter9_reg <= tmp_36_reg_4491;
                tmp_38_reg_4604_pp0_iter11_reg <= tmp_38_reg_4604;
                tmp_39_reg_4497 <= theta_V_8_fu_1417_p2(15 downto 15);
                tmp_40_reg_4565 <= theta_V_9_fu_1714_p2(15 downto 15);
                tmp_43_reg_4571 <= theta_V_9_fu_1714_p2(15 downto 15);
                tmp_44_reg_4637 <= theta_V_10_fu_2073_p2(15 downto 15);
                tmp_4_reg_4178_pp0_iter2_reg <= tmp_4_reg_4178_pp0_iter1_reg;
                tmp_4_reg_4178_pp0_iter3_reg <= tmp_4_reg_4178_pp0_iter2_reg;
                tmp_4_reg_4178_pp0_iter4_reg <= tmp_4_reg_4178_pp0_iter3_reg;
                tmp_4_reg_4178_pp0_iter5_reg <= tmp_4_reg_4178_pp0_iter4_reg;
                tmp_50_reg_4643 <= theta_V_10_fu_2073_p2(15 downto 15);
                tmp_53_reg_4706 <= theta_V_12_fu_2522_p2(15 downto 15);
                tmp_53_reg_4706_pp0_iter13_reg <= tmp_53_reg_4706;
                tmp_53_reg_4706_pp0_iter14_reg <= tmp_53_reg_4706_pp0_iter13_reg;
                tmp_53_reg_4706_pp0_iter15_reg <= tmp_53_reg_4706_pp0_iter14_reg;
                tmp_53_reg_4706_pp0_iter16_reg <= tmp_53_reg_4706_pp0_iter15_reg;
                tmp_53_reg_4706_pp0_iter17_reg <= tmp_53_reg_4706_pp0_iter16_reg;
                tmp_53_reg_4706_pp0_iter18_reg <= tmp_53_reg_4706_pp0_iter17_reg;
                tmp_53_reg_4706_pp0_iter19_reg <= tmp_53_reg_4706_pp0_iter18_reg;
                tmp_53_reg_4706_pp0_iter20_reg <= tmp_53_reg_4706_pp0_iter19_reg;
                tmp_53_reg_4706_pp0_iter21_reg <= tmp_53_reg_4706_pp0_iter20_reg;
                tmp_53_reg_4706_pp0_iter22_reg <= tmp_53_reg_4706_pp0_iter21_reg;
                tmp_5_reg_4184_pp0_iter2_reg <= tmp_5_reg_4184_pp0_iter1_reg;
                tmp_5_reg_4184_pp0_iter3_reg <= tmp_5_reg_4184_pp0_iter2_reg;
                tmp_5_reg_4184_pp0_iter4_reg <= tmp_5_reg_4184_pp0_iter3_reg;
                tmp_5_reg_4184_pp0_iter5_reg <= tmp_5_reg_4184_pp0_iter4_reg;
                tmp_6_reg_4190_pp0_iter2_reg <= tmp_6_reg_4190_pp0_iter1_reg;
                tmp_6_reg_4190_pp0_iter3_reg <= tmp_6_reg_4190_pp0_iter2_reg;
                tmp_6_reg_4190_pp0_iter4_reg <= tmp_6_reg_4190_pp0_iter3_reg;
                tmp_6_reg_4190_pp0_iter5_reg <= tmp_6_reg_4190_pp0_iter4_reg;
                tmp_6_reg_4190_pp0_iter6_reg <= tmp_6_reg_4190_pp0_iter5_reg;
                tmp_6_reg_4190_pp0_iter7_reg <= tmp_6_reg_4190_pp0_iter6_reg;
                tmp_6_reg_4190_pp0_iter8_reg <= tmp_6_reg_4190_pp0_iter7_reg;
                tmp_7_reg_4301_pp0_iter7_reg <= tmp_7_reg_4301;
                tmp_7_reg_4301_pp0_iter8_reg <= tmp_7_reg_4301_pp0_iter7_reg;
                tmp_9_reg_4206_pp0_iter2_reg <= tmp_9_reg_4206;
                tmp_9_reg_4206_pp0_iter3_reg <= tmp_9_reg_4206_pp0_iter2_reg;
                tmp_9_reg_4206_pp0_iter4_reg <= tmp_9_reg_4206_pp0_iter3_reg;
                tmp_9_reg_4206_pp0_iter5_reg <= tmp_9_reg_4206_pp0_iter4_reg;
                x_read_reg_4152_pp0_iter2_reg <= x_read_reg_4152_pp0_iter1_reg;
                x_read_reg_4152_pp0_iter3_reg <= x_read_reg_4152_pp0_iter2_reg;
                x_read_reg_4152_pp0_iter4_reg <= x_read_reg_4152_pp0_iter3_reg;
                y_compare_V_35_reg_4328_pp0_iter7_reg <= y_compare_V_35_reg_4328;
                y_compare_V_40_reg_4581_pp0_iter11_reg <= y_compare_V_40_reg_4581;
                y_read_reg_4145_pp0_iter2_reg <= y_read_reg_4145_pp0_iter1_reg;
                y_read_reg_4145_pp0_iter3_reg <= y_read_reg_4145_pp0_iter2_reg;
                y_read_reg_4145_pp0_iter4_reg <= y_read_reg_4145_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln1697_28_reg_4648(8 downto 1) <= add_ln1697_28_fu_2115_p2(8 downto 1);
                current_cos_V_51_reg_4588 <= current_cos_V_51_fu_1925_p3;
                r_V_129_reg_4594 <= current_cos_V_51_fu_1925_p3(15 downto 9);
                r_V_130_reg_4599 <= y_compare_V_40_fu_1901_p3(15 downto 9);
                tmp_38_reg_4604 <= y_compare_V_40_fu_1901_p3(15 downto 15);
                y_compare_V_40_reg_4581 <= y_compare_V_40_fu_1901_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln1697_31_reg_4766(6 downto 1) <= add_ln1697_31_fu_2644_p2(6 downto 1);
                    select_ln1697_63_reg_4771(2 downto 1) <= select_ln1697_63_fu_2650_p3(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln1697_32_reg_4800(9 downto 1) <= add_ln1697_32_fu_2789_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_102_reg_4898 <= current_cos_V_102_fu_3336_p2;
                current_sin_V_105_reg_4903 <= current_sin_V_105_fu_3342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_103_reg_4908 <= current_cos_V_103_fu_3348_p2;
                current_sin_V_106_reg_4913 <= current_sin_V_106_fu_3354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_117_reg_4964 <= current_cos_V_117_fu_3668_p2;
                current_sin_V_120_reg_4969 <= current_sin_V_120_fu_3674_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_118_reg_4974 <= current_cos_V_118_fu_3680_p2;
                current_sin_V_121_reg_4979 <= current_sin_V_121_fu_3686_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_15_reg_4340 <= current_cos_V_15_fu_829_p3;
                r_V_105_reg_4346 <= current_cos_V_15_fu_829_p3(15 downto 3);
                r_V_106_reg_4351 <= y_compare_V_35_fu_813_p3(15 downto 3);
                tmp_13_reg_4335 <= y_compare_V_34_fu_679_p3(15 downto 15);
                tmp_14_reg_4356 <= y_compare_V_35_fu_813_p3(15 downto 15);
                tmp_7_reg_4301 <= current_sin_V_131_fu_543_p3(15 downto 15);
                y_compare_V_35_reg_4328 <= y_compare_V_35_fu_813_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_21_reg_4388 <= current_cos_V_21_fu_993_p3;
                r_V_109_reg_4394 <= current_cos_V_21_fu_993_p3(15 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_57_reg_4663 <= current_cos_V_57_fu_2147_p3;
                r_V_133_reg_4669 <= current_cos_V_57_fu_2147_p3(15 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_87_reg_4832 <= current_cos_V_87_fu_3004_p2;
                current_sin_V_90_reg_4837 <= current_sin_V_90_fu_3010_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_53_reg_4706_pp0_iter14_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_cos_V_88_reg_4842 <= current_cos_V_88_fu_3016_p2;
                current_sin_V_91_reg_4847 <= current_sin_V_91_fu_3022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_14_reg_4356 = ap_const_lv1_0) and (state_read_reg_4159_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_sin_V_136_reg_4378 <= current_sin_V_136_fu_936_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_14_reg_4356 = ap_const_lv1_1) and (state_read_reg_4159_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_sin_V_137_reg_4383 <= current_sin_V_137_fu_946_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_38_reg_4604 = ap_const_lv1_0) and (state_read_reg_4159_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_sin_V_148_reg_4653 <= current_sin_V_148_fu_2132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_38_reg_4604 = ap_const_lv1_1) and (state_read_reg_4159_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_sin_V_149_reg_4658 <= current_sin_V_149_fu_2142_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    current_t_V_3_reg_4827(14 downto 1) <= current_t_V_3_fu_2919_p2(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter22_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_90_reg_5023 <= y_s_V_1_fu_3918_p2(15 downto 5);
                r_V_reg_5013 <= x_s_V_1_fu_3868_p2(15 downto 5);
                x_s_V_1_reg_5008 <= x_s_V_1_fu_3868_p2;
                y_s_V_1_reg_5018 <= y_s_V_1_fu_3918_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter21_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1534_32_reg_4996 <= select_ln1534_32_fu_3780_p3;
                select_ln1534_33_reg_5002 <= select_ln1534_33_fu_3796_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_read_reg_4159 <= (0=>state, others=>'-');
                state_read_reg_4159_pp0_iter1_reg <= state_read_reg_4159;
                theta_V_1_reg_4201 <= theta_V_1_fu_335_p2;
                theta_V_reg_4173 <= theta_V_fu_285_p2;
                tmp_11_reg_4212 <= theta_V_1_fu_335_p2(15 downto 15);
                tmp_2_reg_4167 <= theta(15 downto 15);
                tmp_2_reg_4167_pp0_iter1_reg <= tmp_2_reg_4167;
                tmp_4_reg_4178 <= theta_V_fu_285_p2(15 downto 15);
                tmp_4_reg_4178_pp0_iter1_reg <= tmp_4_reg_4178;
                tmp_5_reg_4184 <= y(15 downto 15);
                tmp_5_reg_4184_pp0_iter1_reg <= tmp_5_reg_4184;
                tmp_6_reg_4190 <= y(15 downto 15);
                tmp_6_reg_4190_pp0_iter1_reg <= tmp_6_reg_4190;
                tmp_8_reg_4196 <= theta_V_fu_285_p2(15 downto 15);
                tmp_9_reg_4206 <= theta_V_1_fu_335_p2(15 downto 15);
                x_read_reg_4152 <= x;
                x_read_reg_4152_pp0_iter1_reg <= x_read_reg_4152;
                y_read_reg_4145 <= y;
                y_read_reg_4145_pp0_iter1_reg <= y_read_reg_4145;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_read_reg_4159_pp0_iter23_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                x_s_V_4_reg_5028 <= x_s_V_4_fu_3978_p2;
                y_s_V_4_reg_5034 <= y_s_V_4_fu_4028_p2;
            end if;
        end if;
    end process;
    add_ln1697_26_reg_4502(0) <= '0';
    add_ln1697_27_reg_4576(0) <= '1';
    add_ln1697_27_reg_4576_pp0_iter10_reg(0) <= '1';
    add_ln1697_27_reg_4576_pp0_iter11_reg(0) <= '1';
    add_ln1697_27_reg_4576_pp0_iter12_reg(0) <= '1';
    add_ln1697_27_reg_4576_pp0_iter13_reg(0) <= '1';
    add_ln1697_28_reg_4648(0) <= '0';
    add_ln1697_28_reg_4648_pp0_iter11_reg(0) <= '0';
    add_ln1697_28_reg_4648_pp0_iter12_reg(0) <= '0';
    select_ln1697_62_reg_4691(0) <= '0';
    select_ln1697_62_reg_4691(15 downto 2) <= "00000000000000";
    add_ln1697_31_reg_4766(0) <= '0';
    select_ln1697_63_reg_4771(0) <= '1';
    select_ln1697_63_reg_4771(14 downto 3) <= "000111111000";
    select_ln1697_63_reg_4771_pp0_iter13_reg(0) <= '1';
    select_ln1697_63_reg_4771_pp0_iter13_reg(14 downto 3) <= "000111111000";
    add_ln1697_32_reg_4800(0) <= '0';
    current_t_V_3_reg_4827(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter15_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter16_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter17_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter18_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter19_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter20_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter21_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter22_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter23_reg(0) <= '0';
    current_t_V_3_reg_4827_pp0_iter24_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1697_10_fu_872_p2 <= std_logic_vector(unsigned(theta_V_5_reg_4285) + unsigned(ap_const_lv16_FF81));
    add_ln1697_12_fu_1075_p2 <= std_logic_vector(unsigned(theta_V_6_reg_4362) + unsigned(ap_const_lv16_FFC1));
    add_ln1697_14_fu_1412_p2 <= std_logic_vector(unsigned(theta_V_7_reg_4421) + unsigned(ap_const_lv16_FFE1));
    add_ln1697_16_fu_1709_p2 <= std_logic_vector(unsigned(theta_V_8_reg_4486) + unsigned(ap_const_lv16_FFF1));
    add_ln1697_18_fu_2068_p2 <= std_logic_vector(unsigned(theta_V_9_reg_4560) + unsigned(ap_const_lv16_FFF9));
    add_ln1697_20_fu_2211_p2 <= std_logic_vector(unsigned(theta_V_10_reg_4622) + unsigned(ap_const_lv16_FFFD));
    add_ln1697_22_fu_2517_p2 <= std_logic_vector(unsigned(theta_V_11_reg_4674) + unsigned(ap_const_lv16_FFFF));
    add_ln1697_24_fu_1736_p2 <= std_logic_vector(unsigned(select_ln1697_8_fu_1476_p3) + unsigned(current_t_V_2_fu_1469_p3));
    add_ln1697_25_fu_1439_p2 <= std_logic_vector(unsigned(select_ln1697_20_fu_1191_p3) + unsigned(select_ln1697_26_fu_1321_p3));
    add_ln1697_26_fu_1449_p2 <= std_logic_vector(signed(sext_ln1697_fu_1445_p1) + signed(select_ln1697_14_fu_1114_p3));
    add_ln1697_27_fu_1745_p2 <= std_logic_vector(signed(sext_ln1697_1_fu_1742_p1) + signed(add_ln1697_24_fu_1736_p2));
    add_ln1697_28_fu_2115_p2 <= std_logic_vector(unsigned(select_ln1697_38_fu_1819_p3) + unsigned(select_ln1697_44_fu_1917_p3));
    add_ln1697_29_fu_2780_p2 <= std_logic_vector(signed(sext_ln1697_2_fu_2777_p1) + signed(select_ln1697_32_fu_2658_p3));
    add_ln1697_2_fu_364_p2 <= std_logic_vector(unsigned(theta_V_1_reg_4201) + unsigned(ap_const_lv16_F82A));
    add_ln1697_30_fu_2634_p2 <= std_logic_vector(unsigned(select_ln25_fu_2417_p3) + unsigned(select_ln25_1_fu_2485_p3));
    add_ln1697_31_fu_2644_p2 <= std_logic_vector(signed(sext_ln1697_3_fu_2640_p1) + signed(select_ln1697_50_fu_2346_p3));
    add_ln1697_32_fu_2789_p2 <= std_logic_vector(signed(sext_ln1697_4_fu_2786_p1) + signed(add_ln1697_29_fu_2780_p2));
    add_ln1697_33_fu_2914_p2 <= std_logic_vector(signed(sext_ln1697_5_fu_2911_p1) + signed(add_ln1697_27_reg_4576_pp0_iter13_reg));
    add_ln1697_4_fu_398_p2 <= std_logic_vector(unsigned(theta_V_2_reg_4217) + unsigned(ap_const_lv16_FC06));
    add_ln1697_6_fu_432_p2 <= std_logic_vector(unsigned(theta_V_3_reg_4233) + unsigned(ap_const_lv16_FE01));
    add_ln1697_8_fu_478_p2 <= std_logic_vector(unsigned(theta_V_4_reg_4249) + unsigned(ap_const_lv16_FF01));
    add_ln1697_fu_330_p2 <= std_logic_vector(unsigned(theta_V_reg_4173) + unsigned(ap_const_lv16_F12A));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter25, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to24_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to24 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to24)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to24 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    c <= 
        x_s_V_6_fu_4070_p2 when (state_read_reg_4159_pp0_iter24_reg(0) = '1') else 
        ap_const_lv16_0;

    c_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter25, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            c_ap_vld <= ap_const_logic_1;
        else 
            c_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    current_cos_V_100_fu_3280_p2 <= std_logic_vector(unsigned(current_cos_V_98_reg_4882) + unsigned(select_ln1534_17_fu_3263_p3));
    current_cos_V_101_fu_3297_p3 <= 
        current_cos_V_100_fu_3280_p2 when (tmp_53_reg_4706_pp0_iter17_reg(0) = '1') else 
        current_cos_V_99_fu_3270_p2;
    current_cos_V_102_fu_3336_p2 <= std_logic_vector(unsigned(current_cos_V_101_fu_3297_p3) - unsigned(select_ln1534_19_fu_3328_p3));
    current_cos_V_103_fu_3348_p2 <= std_logic_vector(unsigned(current_cos_V_101_fu_3297_p3) + unsigned(select_ln1534_19_fu_3328_p3));
    current_cos_V_104_fu_3365_p3 <= 
        current_cos_V_103_reg_4908 when (tmp_53_reg_4706_pp0_iter18_reg(0) = '1') else 
        current_cos_V_102_reg_4898;
    current_cos_V_105_fu_3402_p2 <= std_logic_vector(unsigned(current_cos_V_104_fu_3365_p3) - unsigned(select_ln1534_21_fu_3394_p3));
    current_cos_V_106_fu_3414_p2 <= std_logic_vector(unsigned(current_cos_V_104_fu_3365_p3) + unsigned(select_ln1534_21_fu_3394_p3));
    current_cos_V_107_fu_3433_p3 <= 
        current_cos_V_106_fu_3414_p2 when (tmp_53_reg_4706_pp0_iter18_reg(0) = '1') else 
        current_cos_V_105_fu_3402_p2;
    current_cos_V_108_fu_3472_p2 <= std_logic_vector(unsigned(current_cos_V_107_reg_4924) - unsigned(select_ln1534_23_reg_4936));
    current_cos_V_109_fu_3480_p2 <= std_logic_vector(unsigned(current_cos_V_107_reg_4924) + unsigned(select_ln1534_23_reg_4936));
    current_cos_V_10_fu_731_p2 <= std_logic_vector(unsigned(current_cos_V_8_fu_644_p3) - unsigned(sext_ln1534_5_fu_675_p1));
    current_cos_V_110_fu_3495_p3 <= 
        current_cos_V_109_fu_3480_p2 when (tmp_53_reg_4706_pp0_iter19_reg(0) = '1') else 
        current_cos_V_108_fu_3472_p2;
    current_cos_V_111_fu_3534_p2 <= std_logic_vector(unsigned(current_cos_V_110_fu_3495_p3) - unsigned(select_ln1534_25_fu_3526_p3));
    current_cos_V_112_fu_3546_p2 <= std_logic_vector(unsigned(current_cos_V_110_fu_3495_p3) + unsigned(select_ln1534_25_fu_3526_p3));
    current_cos_V_113_fu_3565_p3 <= 
        current_cos_V_112_fu_3546_p2 when (tmp_53_reg_4706_pp0_iter19_reg(0) = '1') else 
        current_cos_V_111_fu_3534_p2;
    current_cos_V_114_fu_3602_p2 <= std_logic_vector(unsigned(current_cos_V_113_reg_4948) - unsigned(select_ln1534_27_fu_3595_p3));
    current_cos_V_115_fu_3612_p2 <= std_logic_vector(unsigned(current_cos_V_113_reg_4948) + unsigned(select_ln1534_27_fu_3595_p3));
    current_cos_V_116_fu_3629_p3 <= 
        current_cos_V_115_fu_3612_p2 when (tmp_53_reg_4706_pp0_iter20_reg(0) = '1') else 
        current_cos_V_114_fu_3602_p2;
    current_cos_V_117_fu_3668_p2 <= std_logic_vector(unsigned(current_cos_V_116_fu_3629_p3) - unsigned(select_ln1534_29_fu_3660_p3));
    current_cos_V_118_fu_3680_p2 <= std_logic_vector(unsigned(current_cos_V_116_fu_3629_p3) + unsigned(select_ln1534_29_fu_3660_p3));
    current_cos_V_119_fu_3697_p3 <= 
        current_cos_V_118_reg_4974 when (tmp_53_reg_4706_pp0_iter21_reg(0) = '1') else 
        current_cos_V_117_reg_4964;
    current_cos_V_11_fu_743_p2 <= std_logic_vector(unsigned(current_cos_V_8_fu_644_p3) + unsigned(sext_ln1534_5_fu_675_p1));
    current_cos_V_120_fu_3734_p2 <= std_logic_vector(unsigned(current_cos_V_119_fu_3697_p3) - unsigned(select_ln1534_31_fu_3726_p3));
    current_cos_V_121_fu_3746_p2 <= std_logic_vector(unsigned(current_cos_V_119_fu_3697_p3) + unsigned(select_ln1534_31_fu_3726_p3));
    current_cos_V_122_fu_3765_p3 <= 
        current_cos_V_121_fu_3746_p2 when (tmp_53_reg_4706_pp0_iter21_reg(0) = '1') else 
        current_cos_V_120_fu_3734_p2;
    current_cos_V_123_fu_3804_p2 <= std_logic_vector(unsigned(current_cos_V_122_reg_4990) - unsigned(select_ln1534_33_reg_5002));
    current_cos_V_124_fu_3812_p2 <= std_logic_vector(unsigned(current_cos_V_122_reg_4990) + unsigned(select_ln1534_33_reg_5002));
    current_cos_V_125_fu_3827_p3 <= 
        current_cos_V_124_fu_3812_p2 when (tmp_53_reg_4706_pp0_iter22_reg(0) = '1') else 
        current_cos_V_123_fu_3804_p2;
    current_cos_V_12_fu_755_p2 <= std_logic_vector(unsigned(current_cos_V_9_fu_687_p3) + unsigned(sext_ln1534_7_fu_719_p1));
    current_cos_V_13_fu_767_p2 <= std_logic_vector(unsigned(current_cos_V_9_fu_687_p3) - unsigned(sext_ln1534_7_fu_719_p1));
    current_cos_V_14_fu_786_p3 <= 
        current_cos_V_11_fu_743_p2 when (tmp_9_reg_4206_pp0_iter5_reg(0) = '1') else 
        current_cos_V_10_fu_731_p2;
    current_cos_V_15_fu_829_p3 <= 
        current_cos_V_13_fu_767_p2 when (tmp_10_fu_723_p3(0) = '1') else 
        current_cos_V_12_fu_755_p2;
    current_cos_V_16_fu_911_p2 <= std_logic_vector(unsigned(current_cos_V_14_reg_4312) - unsigned(sext_ln1534_9_fu_902_p1));
    current_cos_V_17_fu_921_p2 <= std_logic_vector(unsigned(current_cos_V_14_reg_4312) + unsigned(sext_ln1534_9_fu_902_p1));
    current_cos_V_18_fu_931_p2 <= std_logic_vector(unsigned(current_cos_V_15_reg_4340) + unsigned(sext_ln1534_11_fu_908_p1));
    current_cos_V_19_fu_941_p2 <= std_logic_vector(unsigned(current_cos_V_15_reg_4340) - unsigned(sext_ln1534_11_fu_908_p1));
    current_cos_V_20_fu_958_p3 <= 
        current_cos_V_17_fu_921_p2 when (tmp_12_reg_4222_pp0_iter6_reg(0) = '1') else 
        current_cos_V_16_fu_911_p2;
    current_cos_V_21_fu_993_p3 <= 
        current_cos_V_19_fu_941_p2 when (tmp_14_reg_4356(0) = '1') else 
        current_cos_V_18_fu_931_p2;
    current_cos_V_22_fu_1010_p2 <= std_logic_vector(unsigned(current_cos_V_20_fu_958_p3) - unsigned(sext_ln1534_13_fu_989_p1));
    current_cos_V_23_fu_1022_p2 <= std_logic_vector(unsigned(current_cos_V_20_fu_958_p3) + unsigned(sext_ln1534_13_fu_989_p1));
    current_cos_V_24_fu_1147_p2 <= std_logic_vector(unsigned(current_cos_V_21_reg_4388) + unsigned(sext_ln1534_15_fu_1135_p1));
    current_cos_V_25_fu_1158_p2 <= std_logic_vector(unsigned(current_cos_V_21_reg_4388) - unsigned(sext_ln1534_15_fu_1135_p1));
    current_cos_V_26_fu_1041_p3 <= 
        current_cos_V_23_fu_1022_p2 when (tmp_16_reg_4238_pp0_iter6_reg(0) = '1') else 
        current_cos_V_22_fu_1010_p2;
    current_cos_V_27_fu_1199_p3 <= 
        current_cos_V_25_fu_1158_p2 when (tmp_18_fu_1139_p3(0) = '1') else 
        current_cos_V_24_fu_1147_p2;
    current_cos_V_28_fu_1239_p2 <= std_logic_vector(unsigned(current_cos_V_26_reg_4405) - unsigned(sext_ln1534_17_fu_1172_p1));
    current_cos_V_29_fu_1249_p2 <= std_logic_vector(unsigned(current_cos_V_26_reg_4405) + unsigned(sext_ln1534_17_fu_1172_p1));
    current_cos_V_2_fu_510_p3 <= 
        current_sin_V_129_reg_4265 when (tmp_2_reg_4167_pp0_iter5_reg(0) = '1') else 
        current_cos_V_reg_4273;
    current_cos_V_30_fu_1259_p2 <= std_logic_vector(unsigned(current_cos_V_27_fu_1199_p3) + unsigned(sext_ln1534_19_fu_1227_p1));
    current_cos_V_31_fu_1265_p2 <= std_logic_vector(unsigned(current_cos_V_27_fu_1199_p3) - unsigned(sext_ln1534_19_fu_1227_p1));
    current_cos_V_32_fu_1278_p3 <= 
        current_cos_V_29_fu_1249_p2 when (tmp_20_reg_4254_pp0_iter7_reg(0) = '1') else 
        current_cos_V_28_fu_1239_p2;
    current_cos_V_33_fu_1329_p3 <= 
        current_cos_V_31_fu_1265_p2 when (tmp_22_fu_1231_p3(0) = '1') else 
        current_cos_V_30_fu_1259_p2;
    current_cos_V_34_fu_1347_p2 <= std_logic_vector(unsigned(current_cos_V_32_fu_1278_p3) - unsigned(sext_ln1534_21_fu_1309_p1));
    current_cos_V_35_fu_1359_p2 <= std_logic_vector(unsigned(current_cos_V_32_fu_1278_p3) + unsigned(sext_ln1534_21_fu_1309_p1));
    current_cos_V_36_fu_1528_p2 <= std_logic_vector(unsigned(current_cos_V_33_reg_4453) + unsigned(sext_ln1534_23_fu_1516_p1));
    current_cos_V_37_fu_1539_p2 <= std_logic_vector(unsigned(current_cos_V_33_reg_4453) - unsigned(sext_ln1534_23_fu_1516_p1));
    current_cos_V_38_fu_1378_p3 <= 
        current_cos_V_35_fu_1359_p2 when (tmp_24_reg_4290_pp0_iter7_reg(0) = '1') else 
        current_cos_V_34_fu_1347_p2;
    current_cos_V_39_fu_1564_p3 <= 
        current_cos_V_37_fu_1539_p2 when (tmp_26_fu_1520_p3(0) = '1') else 
        current_cos_V_36_fu_1528_p2;
    current_cos_V_3_fu_548_p3 <= 
        current_cos_V_reg_4273 when (tmp_5_reg_4184_pp0_iter5_reg(0) = '1') else 
        current_sin_V_129_reg_4265;
    current_cos_V_40_fu_1582_p2 <= std_logic_vector(unsigned(current_cos_V_38_reg_4470) - unsigned(sext_ln1534_25_fu_1553_p1));
    current_cos_V_41_fu_1592_p2 <= std_logic_vector(unsigned(current_cos_V_38_reg_4470) + unsigned(sext_ln1534_25_fu_1553_p1));
    current_cos_V_42_fu_1781_p2 <= std_logic_vector(unsigned(current_cos_V_39_reg_4527) + unsigned(sext_ln1534_27_fu_1769_p1));
    current_cos_V_43_fu_1792_p2 <= std_logic_vector(unsigned(current_cos_V_39_reg_4527) - unsigned(sext_ln1534_27_fu_1769_p1));
    current_cos_V_44_fu_1609_p3 <= 
        current_cos_V_41_fu_1592_p2 when (tmp_28_reg_4367_pp0_iter8_reg(0) = '1') else 
        current_cos_V_40_fu_1582_p2;
    current_cos_V_45_fu_1827_p3 <= 
        current_cos_V_43_fu_1792_p2 when (tmp_30_fu_1773_p3(0) = '1') else 
        current_cos_V_42_fu_1781_p2;
    current_cos_V_46_fu_1644_p2 <= std_logic_vector(unsigned(current_cos_V_44_fu_1609_p3) - unsigned(sext_ln1534_29_fu_1640_p1));
    current_cos_V_47_fu_1656_p2 <= std_logic_vector(unsigned(current_cos_V_44_fu_1609_p3) + unsigned(sext_ln1534_29_fu_1640_p1));
    current_cos_V_48_fu_1871_p2 <= std_logic_vector(unsigned(current_cos_V_45_fu_1827_p3) + unsigned(sext_ln1534_31_fu_1859_p1));
    current_cos_V_49_fu_1883_p2 <= std_logic_vector(unsigned(current_cos_V_45_fu_1827_p3) - unsigned(sext_ln1534_31_fu_1859_p1));
    current_cos_V_4_fu_589_p2 <= std_logic_vector(unsigned(current_cos_V_2_fu_510_p3) - unsigned(sext_ln1534_1_fu_539_p1));
    current_cos_V_50_fu_1675_p3 <= 
        current_cos_V_47_fu_1656_p2 when (tmp_32_reg_4426_pp0_iter8_reg(0) = '1') else 
        current_cos_V_46_fu_1644_p2;
    current_cos_V_51_fu_1925_p3 <= 
        current_cos_V_49_fu_1883_p2 when (tmp_34_fu_1863_p3(0) = '1') else 
        current_cos_V_48_fu_1871_p2;
    current_cos_V_52_fu_1961_p2 <= std_logic_vector(unsigned(current_cos_V_50_reg_4544) - unsigned(sext_ln1534_33_fu_1898_p1));
    current_cos_V_53_fu_1971_p2 <= std_logic_vector(unsigned(current_cos_V_50_reg_4544) + unsigned(sext_ln1534_33_fu_1898_p1));
    current_cos_V_54_fu_2127_p2 <= std_logic_vector(unsigned(current_cos_V_51_reg_4588) + unsigned(sext_ln1534_35_fu_2124_p1));
    current_cos_V_55_fu_2137_p2 <= std_logic_vector(unsigned(current_cos_V_51_reg_4588) - unsigned(sext_ln1534_35_fu_2124_p1));
    current_cos_V_56_fu_1988_p3 <= 
        current_cos_V_53_fu_1971_p2 when (tmp_36_reg_4491_pp0_iter9_reg(0) = '1') else 
        current_cos_V_52_fu_1961_p2;
    current_cos_V_57_fu_2147_p3 <= 
        current_cos_V_55_fu_2137_p2 when (tmp_38_reg_4604(0) = '1') else 
        current_cos_V_54_fu_2127_p2;
    current_cos_V_58_fu_2023_p2 <= std_logic_vector(unsigned(current_cos_V_56_fu_1988_p3) - unsigned(sext_ln1534_37_fu_2019_p1));
    current_cos_V_59_fu_2035_p2 <= std_logic_vector(unsigned(current_cos_V_56_fu_1988_p3) + unsigned(sext_ln1534_37_fu_2019_p1));
    current_cos_V_5_fu_601_p2 <= std_logic_vector(unsigned(current_cos_V_2_fu_510_p3) + unsigned(sext_ln1534_1_fu_539_p1));
    current_cos_V_60_fu_2379_p2 <= std_logic_vector(unsigned(current_cos_V_57_reg_4663) + unsigned(sext_ln1534_39_fu_2367_p1));
    current_cos_V_61_fu_2390_p2 <= std_logic_vector(unsigned(current_cos_V_57_reg_4663) - unsigned(sext_ln1534_39_fu_2367_p1));
    current_cos_V_62_fu_2054_p3 <= 
        current_cos_V_59_fu_2035_p2 when (tmp_40_reg_4565(0) = '1') else 
        current_cos_V_58_fu_2023_p2;
    current_cos_V_63_fu_2170_p2 <= std_logic_vector(unsigned(current_cos_V_62_reg_4616) - unsigned(sext_ln1534_41_fu_2167_p1));
    current_cos_V_64_fu_2180_p2 <= std_logic_vector(unsigned(current_cos_V_62_reg_4616) + unsigned(sext_ln1534_41_fu_2167_p1));
    current_cos_V_65_fu_2197_p3 <= 
        current_cos_V_64_fu_2180_p2 when (tmp_44_reg_4637(0) = '1') else 
        current_cos_V_63_fu_2170_p2;
    current_cos_V_66_fu_2258_p2 <= std_logic_vector(unsigned(current_cos_V_65_fu_2197_p3) - unsigned(sext_ln1534_44_fu_2246_p1));
    current_cos_V_67_fu_2270_p2 <= std_logic_vector(unsigned(current_cos_V_65_fu_2197_p3) + unsigned(sext_ln1534_44_fu_2246_p1));
    current_cos_V_68_fu_2290_p3 <= 
        current_cos_V_67_fu_2270_p2 when (tmp_51_fu_2250_p3(0) = '1') else 
        current_cos_V_66_fu_2258_p2;
    current_cos_V_69_fu_2541_p2 <= std_logic_vector(unsigned(current_cos_V_68_reg_4685) - unsigned(sext_ln1534_46_fu_2530_p1));
    current_cos_V_6_fu_613_p2 <= std_logic_vector(unsigned(current_cos_V_3_fu_548_p3) + unsigned(sext_ln1534_3_fu_577_p1));
    current_cos_V_70_fu_2551_p2 <= std_logic_vector(unsigned(current_cos_V_68_reg_4685) + unsigned(sext_ln1534_46_fu_2530_p1));
    current_cos_V_71_fu_2569_p3 <= 
        current_cos_V_70_fu_2551_p2 when (tmp_53_fu_2533_p3(0) = '1') else 
        current_cos_V_69_fu_2541_p2;
    current_cos_V_72_fu_2605_p2 <= std_logic_vector(unsigned(current_cos_V_71_fu_2569_p3) - unsigned(sext_ln1534_48_fu_2601_p1));
    current_cos_V_73_fu_2617_p2 <= std_logic_vector(unsigned(current_cos_V_71_fu_2569_p3) + unsigned(sext_ln1534_48_fu_2601_p1));
    current_cos_V_74_fu_2670_p3 <= 
        current_cos_V_73_reg_4756 when (tmp_53_reg_4706(0) = '1') else 
        current_cos_V_72_reg_4746;
    current_cos_V_75_fu_2707_p2 <= std_logic_vector(unsigned(current_cos_V_74_fu_2670_p3) - unsigned(select_ln1534_1_fu_2699_p3));
    current_cos_V_76_fu_2719_p2 <= std_logic_vector(unsigned(current_cos_V_74_fu_2670_p3) + unsigned(select_ln1534_1_fu_2699_p3));
    current_cos_V_77_fu_2738_p3 <= 
        current_cos_V_76_fu_2719_p2 when (tmp_53_reg_4706(0) = '1') else 
        current_cos_V_75_fu_2707_p2;
    current_cos_V_78_fu_2795_p2 <= std_logic_vector(unsigned(current_cos_V_77_reg_4782) - unsigned(select_ln1534_3_reg_4794));
    current_cos_V_79_fu_2803_p2 <= std_logic_vector(unsigned(current_cos_V_77_reg_4782) + unsigned(select_ln1534_3_reg_4794));
    current_cos_V_7_fu_625_p2 <= std_logic_vector(unsigned(current_cos_V_3_fu_548_p3) - unsigned(sext_ln1534_3_fu_577_p1));
    current_cos_V_80_fu_2818_p3 <= 
        current_cos_V_79_fu_2803_p2 when (tmp_53_reg_4706_pp0_iter13_reg(0) = '1') else 
        current_cos_V_78_fu_2795_p2;
    current_cos_V_81_fu_2857_p2 <= std_logic_vector(unsigned(current_cos_V_80_fu_2818_p3) - unsigned(select_ln1534_5_fu_2849_p3));
    current_cos_V_82_fu_2869_p2 <= std_logic_vector(unsigned(current_cos_V_80_fu_2818_p3) + unsigned(select_ln1534_5_fu_2849_p3));
    current_cos_V_83_fu_2888_p3 <= 
        current_cos_V_82_fu_2869_p2 when (tmp_53_reg_4706_pp0_iter13_reg(0) = '1') else 
        current_cos_V_81_fu_2857_p2;
    current_cos_V_84_fu_2938_p2 <= std_logic_vector(unsigned(current_cos_V_83_reg_4811) - unsigned(select_ln1534_7_fu_2931_p3));
    current_cos_V_85_fu_2948_p2 <= std_logic_vector(unsigned(current_cos_V_83_reg_4811) + unsigned(select_ln1534_7_fu_2931_p3));
    current_cos_V_86_fu_2965_p3 <= 
        current_cos_V_85_fu_2948_p2 when (tmp_53_reg_4706_pp0_iter14_reg(0) = '1') else 
        current_cos_V_84_fu_2938_p2;
    current_cos_V_87_fu_3004_p2 <= std_logic_vector(unsigned(current_cos_V_86_fu_2965_p3) - unsigned(select_ln1534_9_fu_2996_p3));
    current_cos_V_88_fu_3016_p2 <= std_logic_vector(unsigned(current_cos_V_86_fu_2965_p3) + unsigned(select_ln1534_9_fu_2996_p3));
    current_cos_V_89_fu_3033_p3 <= 
        current_cos_V_88_reg_4842 when (tmp_53_reg_4706_pp0_iter15_reg(0) = '1') else 
        current_cos_V_87_reg_4832;
    current_cos_V_8_fu_644_p3 <= 
        current_cos_V_5_fu_601_p2 when (tmp_4_reg_4178_pp0_iter5_reg(0) = '1') else 
        current_cos_V_4_fu_589_p2;
    current_cos_V_90_fu_3070_p2 <= std_logic_vector(unsigned(current_cos_V_89_fu_3033_p3) - unsigned(select_ln1534_11_fu_3062_p3));
    current_cos_V_91_fu_3082_p2 <= std_logic_vector(unsigned(current_cos_V_89_fu_3033_p3) + unsigned(select_ln1534_11_fu_3062_p3));
    current_cos_V_92_fu_3101_p3 <= 
        current_cos_V_91_fu_3082_p2 when (tmp_53_reg_4706_pp0_iter15_reg(0) = '1') else 
        current_cos_V_90_fu_3070_p2;
    current_cos_V_93_fu_3140_p2 <= std_logic_vector(unsigned(current_cos_V_92_reg_4858) - unsigned(select_ln1534_13_reg_4870));
    current_cos_V_94_fu_3148_p2 <= std_logic_vector(unsigned(current_cos_V_92_reg_4858) + unsigned(select_ln1534_13_reg_4870));
    current_cos_V_95_fu_3163_p3 <= 
        current_cos_V_94_fu_3148_p2 when (tmp_53_reg_4706_pp0_iter16_reg(0) = '1') else 
        current_cos_V_93_fu_3140_p2;
    current_cos_V_96_fu_3202_p2 <= std_logic_vector(unsigned(current_cos_V_95_fu_3163_p3) - unsigned(select_ln1534_15_fu_3194_p3));
    current_cos_V_97_fu_3214_p2 <= std_logic_vector(unsigned(current_cos_V_95_fu_3163_p3) + unsigned(select_ln1534_15_fu_3194_p3));
    current_cos_V_98_fu_3233_p3 <= 
        current_cos_V_97_fu_3214_p2 when (tmp_53_reg_4706_pp0_iter16_reg(0) = '1') else 
        current_cos_V_96_fu_3202_p2;
    current_cos_V_99_fu_3270_p2 <= std_logic_vector(unsigned(current_cos_V_98_reg_4882) - unsigned(select_ln1534_17_fu_3263_p3));
    current_cos_V_9_fu_687_p3 <= 
        current_cos_V_7_fu_625_p2 when (tmp_7_fu_581_p3(0) = '1') else 
        current_cos_V_6_fu_613_p2;
    current_cos_V_fu_463_p2 <= std_logic_vector(unsigned(x_read_reg_4152_pp0_iter4_reg) - unsigned(y_read_reg_4145_pp0_iter4_reg));
    current_sin_V_100_fu_3220_p2 <= std_logic_vector(unsigned(current_sin_V_98_fu_3156_p3) - unsigned(select_ln1534_14_fu_3178_p3));
    current_sin_V_101_fu_3226_p3 <= 
        current_sin_V_100_fu_3220_p2 when (tmp_53_reg_4706_pp0_iter16_reg(0) = '1') else 
        current_sin_V_99_fu_3208_p2;
    current_sin_V_102_fu_3275_p2 <= std_logic_vector(unsigned(current_sin_V_101_reg_4876) + unsigned(select_ln1534_16_fu_3256_p3));
    current_sin_V_103_fu_3285_p2 <= std_logic_vector(unsigned(current_sin_V_101_reg_4876) - unsigned(select_ln1534_16_fu_3256_p3));
    current_sin_V_104_fu_3290_p3 <= 
        current_sin_V_103_fu_3285_p2 when (tmp_53_reg_4706_pp0_iter17_reg(0) = '1') else 
        current_sin_V_102_fu_3275_p2;
    current_sin_V_105_fu_3342_p2 <= std_logic_vector(unsigned(current_sin_V_104_fu_3290_p3) + unsigned(select_ln1534_18_fu_3312_p3));
    current_sin_V_106_fu_3354_p2 <= std_logic_vector(unsigned(current_sin_V_104_fu_3290_p3) - unsigned(select_ln1534_18_fu_3312_p3));
    current_sin_V_107_fu_3360_p3 <= 
        current_sin_V_106_reg_4913 when (tmp_53_reg_4706_pp0_iter18_reg(0) = '1') else 
        current_sin_V_105_reg_4903;
    current_sin_V_108_fu_3408_p2 <= std_logic_vector(unsigned(current_sin_V_107_fu_3360_p3) + unsigned(select_ln1534_20_fu_3378_p3));
    current_sin_V_109_fu_3420_p2 <= std_logic_vector(unsigned(current_sin_V_107_fu_3360_p3) - unsigned(select_ln1534_20_fu_3378_p3));
    current_sin_V_10_fu_737_p2 <= std_logic_vector(unsigned(current_sin_V_8_fu_637_p3) + unsigned(sext_ln1534_4_fu_661_p1));
    current_sin_V_110_fu_3426_p3 <= 
        current_sin_V_109_fu_3420_p2 when (tmp_53_reg_4706_pp0_iter18_reg(0) = '1') else 
        current_sin_V_108_fu_3408_p2;
    current_sin_V_111_fu_3476_p2 <= std_logic_vector(unsigned(current_sin_V_110_reg_4918) + unsigned(select_ln1534_22_reg_4930));
    current_sin_V_112_fu_3484_p2 <= std_logic_vector(unsigned(current_sin_V_110_reg_4918) - unsigned(select_ln1534_22_reg_4930));
    current_sin_V_113_fu_3488_p3 <= 
        current_sin_V_112_fu_3484_p2 when (tmp_53_reg_4706_pp0_iter19_reg(0) = '1') else 
        current_sin_V_111_fu_3476_p2;
    current_sin_V_114_fu_3540_p2 <= std_logic_vector(unsigned(current_sin_V_113_fu_3488_p3) + unsigned(select_ln1534_24_fu_3510_p3));
    current_sin_V_115_fu_3552_p2 <= std_logic_vector(unsigned(current_sin_V_113_fu_3488_p3) - unsigned(select_ln1534_24_fu_3510_p3));
    current_sin_V_116_fu_3558_p3 <= 
        current_sin_V_115_fu_3552_p2 when (tmp_53_reg_4706_pp0_iter19_reg(0) = '1') else 
        current_sin_V_114_fu_3540_p2;
    current_sin_V_117_fu_3607_p2 <= std_logic_vector(unsigned(current_sin_V_116_reg_4942) + unsigned(select_ln1534_26_fu_3588_p3));
    current_sin_V_118_fu_3617_p2 <= std_logic_vector(unsigned(current_sin_V_116_reg_4942) - unsigned(select_ln1534_26_fu_3588_p3));
    current_sin_V_119_fu_3622_p3 <= 
        current_sin_V_118_fu_3617_p2 when (tmp_53_reg_4706_pp0_iter20_reg(0) = '1') else 
        current_sin_V_117_fu_3607_p2;
    current_sin_V_11_fu_749_p2 <= std_logic_vector(unsigned(current_sin_V_8_fu_637_p3) - unsigned(sext_ln1534_4_fu_661_p1));
    current_sin_V_120_fu_3674_p2 <= std_logic_vector(unsigned(current_sin_V_119_fu_3622_p3) + unsigned(select_ln1534_28_fu_3644_p3));
    current_sin_V_121_fu_3686_p2 <= std_logic_vector(unsigned(current_sin_V_119_fu_3622_p3) - unsigned(select_ln1534_28_fu_3644_p3));
    current_sin_V_122_fu_3692_p3 <= 
        current_sin_V_121_reg_4979 when (tmp_53_reg_4706_pp0_iter21_reg(0) = '1') else 
        current_sin_V_120_reg_4969;
    current_sin_V_123_fu_3740_p2 <= std_logic_vector(unsigned(current_sin_V_122_fu_3692_p3) + unsigned(select_ln1534_30_fu_3710_p3));
    current_sin_V_124_fu_3752_p2 <= std_logic_vector(unsigned(current_sin_V_122_fu_3692_p3) - unsigned(select_ln1534_30_fu_3710_p3));
    current_sin_V_125_fu_3758_p3 <= 
        current_sin_V_124_fu_3752_p2 when (tmp_53_reg_4706_pp0_iter21_reg(0) = '1') else 
        current_sin_V_123_fu_3740_p2;
    current_sin_V_126_fu_3808_p2 <= std_logic_vector(unsigned(current_sin_V_125_reg_4984) + unsigned(select_ln1534_32_reg_4996));
    current_sin_V_127_fu_3816_p2 <= std_logic_vector(unsigned(current_sin_V_125_reg_4984) - unsigned(select_ln1534_32_reg_4996));
    current_sin_V_128_fu_3820_p3 <= 
        current_sin_V_127_fu_3816_p2 when (tmp_53_reg_4706_pp0_iter22_reg(0) = '1') else 
        current_sin_V_126_fu_3808_p2;
    current_sin_V_129_fu_459_p2 <= std_logic_vector(unsigned(y_read_reg_4145_pp0_iter4_reg) + unsigned(x_read_reg_4152_pp0_iter4_reg));
    current_sin_V_130_fu_467_p2 <= std_logic_vector(unsigned(y_read_reg_4145_pp0_iter4_reg) - unsigned(x_read_reg_4152_pp0_iter4_reg));
    current_sin_V_131_fu_543_p3 <= 
        current_sin_V_129_reg_4265 when (tmp_5_reg_4184_pp0_iter5_reg(0) = '1') else 
        current_sin_V_130_reg_4279;
    current_sin_V_132_fu_619_p2 <= std_logic_vector(unsigned(current_sin_V_131_fu_543_p3) - unsigned(sext_ln1534_2_fu_563_p1));
    current_sin_V_133_fu_631_p2 <= std_logic_vector(unsigned(current_sin_V_131_fu_543_p3) + unsigned(sext_ln1534_2_fu_563_p1));
    current_sin_V_134_fu_761_p2 <= std_logic_vector(unsigned(y_compare_V_34_fu_679_p3) - unsigned(sext_ln1534_6_fu_705_p1));
    current_sin_V_135_fu_773_p2 <= std_logic_vector(unsigned(y_compare_V_34_fu_679_p3) + unsigned(sext_ln1534_6_fu_705_p1));
    current_sin_V_136_fu_936_p2 <= std_logic_vector(unsigned(y_compare_V_35_reg_4328) - unsigned(sext_ln1534_10_fu_905_p1));
    current_sin_V_137_fu_946_p2 <= std_logic_vector(unsigned(y_compare_V_35_reg_4328) + unsigned(sext_ln1534_10_fu_905_p1));
    current_sin_V_138_fu_1152_p2 <= std_logic_vector(unsigned(y_compare_V_fu_1102_p3) - unsigned(sext_ln1534_14_fu_1122_p1));
    current_sin_V_139_fu_1163_p2 <= std_logic_vector(unsigned(y_compare_V_fu_1102_p3) + unsigned(sext_ln1534_14_fu_1122_p1));
    current_sin_V_140_fu_1486_p2 <= std_logic_vector(unsigned(y_compare_V_36_reg_4437) - unsigned(sext_ln1534_18_fu_1483_p1));
    current_sin_V_141_fu_1491_p2 <= std_logic_vector(unsigned(y_compare_V_36_reg_4437) + unsigned(sext_ln1534_18_fu_1483_p1));
    current_sin_V_142_fu_1533_p2 <= std_logic_vector(unsigned(y_compare_V_37_fu_1496_p3) - unsigned(sext_ln1534_22_fu_1503_p1));
    current_sin_V_143_fu_1544_p2 <= std_logic_vector(unsigned(y_compare_V_37_fu_1496_p3) + unsigned(sext_ln1534_22_fu_1503_p1));
    current_sin_V_144_fu_1786_p2 <= std_logic_vector(unsigned(y_compare_V_38_fu_1751_p3) - unsigned(sext_ln1534_26_fu_1756_p1));
    current_sin_V_145_fu_1797_p2 <= std_logic_vector(unsigned(y_compare_V_38_fu_1751_p3) + unsigned(sext_ln1534_26_fu_1756_p1));
    current_sin_V_146_fu_1877_p2 <= std_logic_vector(unsigned(y_compare_V_39_fu_1803_p3) - unsigned(sext_ln1534_30_fu_1845_p1));
    current_sin_V_147_fu_1889_p2 <= std_logic_vector(unsigned(y_compare_V_39_fu_1803_p3) + unsigned(sext_ln1534_30_fu_1845_p1));
    current_sin_V_148_fu_2132_p2 <= std_logic_vector(unsigned(y_compare_V_40_reg_4581) - unsigned(sext_ln1534_34_fu_2121_p1));
    current_sin_V_149_fu_2142_p2 <= std_logic_vector(unsigned(y_compare_V_40_reg_4581) + unsigned(sext_ln1534_34_fu_2121_p1));
    current_sin_V_14_fu_779_p3 <= 
        current_sin_V_11_fu_749_p2 when (tmp_9_reg_4206_pp0_iter5_reg(0) = '1') else 
        current_sin_V_10_fu_737_p2;
    current_sin_V_150_fu_2384_p2 <= std_logic_vector(unsigned(y_compare_V_41_fu_2334_p3) - unsigned(sext_ln1534_38_fu_2354_p1));
    current_sin_V_151_fu_2395_p2 <= std_logic_vector(unsigned(y_compare_V_41_fu_2334_p3) + unsigned(sext_ln1534_38_fu_2354_p1));
    current_sin_V_152_fu_2465_p2 <= std_logic_vector(unsigned(y_compare_V_42_fu_2401_p3) - unsigned(sext_ln1534_42_fu_2453_p1));
    current_sin_V_153_fu_2471_p2 <= std_logic_vector(unsigned(y_compare_V_42_fu_2401_p3) + unsigned(sext_ln1534_42_fu_2453_p1));
    current_sin_V_16_fu_916_p2 <= std_logic_vector(unsigned(current_sin_V_14_reg_4306) + unsigned(sext_ln1534_8_fu_899_p1));
    current_sin_V_17_fu_926_p2 <= std_logic_vector(unsigned(current_sin_V_14_reg_4306) - unsigned(sext_ln1534_8_fu_899_p1));
    current_sin_V_20_fu_951_p3 <= 
        current_sin_V_17_fu_926_p2 when (tmp_12_reg_4222_pp0_iter6_reg(0) = '1') else 
        current_sin_V_16_fu_916_p2;
    current_sin_V_22_fu_1016_p2 <= std_logic_vector(unsigned(current_sin_V_20_fu_951_p3) + unsigned(sext_ln1534_12_fu_975_p1));
    current_sin_V_23_fu_1028_p2 <= std_logic_vector(unsigned(current_sin_V_20_fu_951_p3) - unsigned(sext_ln1534_12_fu_975_p1));
    current_sin_V_26_fu_1034_p3 <= 
        current_sin_V_23_fu_1028_p2 when (tmp_16_reg_4238_pp0_iter6_reg(0) = '1') else 
        current_sin_V_22_fu_1016_p2;
    current_sin_V_28_fu_1244_p2 <= std_logic_vector(unsigned(current_sin_V_26_reg_4399) + unsigned(sext_ln1534_16_fu_1169_p1));
    current_sin_V_29_fu_1254_p2 <= std_logic_vector(unsigned(current_sin_V_26_reg_4399) - unsigned(sext_ln1534_16_fu_1169_p1));
    current_sin_V_32_fu_1271_p3 <= 
        current_sin_V_29_fu_1254_p2 when (tmp_20_reg_4254_pp0_iter7_reg(0) = '1') else 
        current_sin_V_28_fu_1244_p2;
    current_sin_V_34_fu_1353_p2 <= std_logic_vector(unsigned(current_sin_V_32_fu_1271_p3) + unsigned(sext_ln1534_20_fu_1295_p1));
    current_sin_V_35_fu_1365_p2 <= std_logic_vector(unsigned(current_sin_V_32_fu_1271_p3) - unsigned(sext_ln1534_20_fu_1295_p1));
    current_sin_V_38_fu_1371_p3 <= 
        current_sin_V_35_fu_1365_p2 when (tmp_24_reg_4290_pp0_iter7_reg(0) = '1') else 
        current_sin_V_34_fu_1353_p2;
    current_sin_V_3_fu_505_p3 <= 
        current_sin_V_130_reg_4279 when (tmp_2_reg_4167_pp0_iter5_reg(0) = '1') else 
        current_sin_V_129_reg_4265;
    current_sin_V_40_fu_1587_p2 <= std_logic_vector(unsigned(current_sin_V_38_reg_4464) + unsigned(sext_ln1534_24_fu_1550_p1));
    current_sin_V_41_fu_1597_p2 <= std_logic_vector(unsigned(current_sin_V_38_reg_4464) - unsigned(sext_ln1534_24_fu_1550_p1));
    current_sin_V_44_fu_1602_p3 <= 
        current_sin_V_41_fu_1597_p2 when (tmp_28_reg_4367_pp0_iter8_reg(0) = '1') else 
        current_sin_V_40_fu_1587_p2;
    current_sin_V_46_fu_1650_p2 <= std_logic_vector(unsigned(current_sin_V_44_fu_1602_p3) + unsigned(sext_ln1534_28_fu_1626_p1));
    current_sin_V_47_fu_1662_p2 <= std_logic_vector(unsigned(current_sin_V_44_fu_1602_p3) - unsigned(sext_ln1534_28_fu_1626_p1));
    current_sin_V_50_fu_1668_p3 <= 
        current_sin_V_47_fu_1662_p2 when (tmp_32_reg_4426_pp0_iter8_reg(0) = '1') else 
        current_sin_V_46_fu_1650_p2;
    current_sin_V_52_fu_1966_p2 <= std_logic_vector(unsigned(current_sin_V_50_reg_4538) + unsigned(sext_ln1534_32_fu_1895_p1));
    current_sin_V_53_fu_1976_p2 <= std_logic_vector(unsigned(current_sin_V_50_reg_4538) - unsigned(sext_ln1534_32_fu_1895_p1));
    current_sin_V_56_fu_1981_p3 <= 
        current_sin_V_53_fu_1976_p2 when (tmp_36_reg_4491_pp0_iter9_reg(0) = '1') else 
        current_sin_V_52_fu_1966_p2;
    current_sin_V_58_fu_2029_p2 <= std_logic_vector(unsigned(current_sin_V_56_fu_1981_p3) + unsigned(sext_ln1534_36_fu_2005_p1));
    current_sin_V_59_fu_2041_p2 <= std_logic_vector(unsigned(current_sin_V_56_fu_1981_p3) - unsigned(sext_ln1534_36_fu_2005_p1));
    current_sin_V_5_fu_607_p2 <= std_logic_vector(unsigned(current_sin_V_3_fu_505_p3) - unsigned(sext_ln1534_fu_525_p1));
    current_sin_V_62_fu_2047_p3 <= 
        current_sin_V_59_fu_2041_p2 when (tmp_40_reg_4565(0) = '1') else 
        current_sin_V_58_fu_2029_p2;
    current_sin_V_66_fu_2175_p2 <= std_logic_vector(unsigned(current_sin_V_62_reg_4610) + unsigned(sext_ln1534_40_fu_2164_p1));
    current_sin_V_67_fu_2185_p2 <= std_logic_vector(unsigned(current_sin_V_62_reg_4610) - unsigned(sext_ln1534_40_fu_2164_p1));
    current_sin_V_68_fu_2190_p3 <= 
        current_sin_V_67_fu_2185_p2 when (tmp_44_reg_4637(0) = '1') else 
        current_sin_V_66_fu_2175_p2;
    current_sin_V_69_fu_2264_p2 <= std_logic_vector(unsigned(current_sin_V_68_fu_2190_p3) + unsigned(sext_ln1534_43_fu_2232_p1));
    current_sin_V_70_fu_2276_p2 <= std_logic_vector(unsigned(current_sin_V_68_fu_2190_p3) - unsigned(sext_ln1534_43_fu_2232_p1));
    current_sin_V_71_fu_2282_p3 <= 
        current_sin_V_70_fu_2276_p2 when (tmp_51_fu_2250_p3(0) = '1') else 
        current_sin_V_69_fu_2264_p2;
    current_sin_V_72_fu_2546_p2 <= std_logic_vector(unsigned(current_sin_V_71_reg_4679) + unsigned(sext_ln1534_45_fu_2527_p1));
    current_sin_V_73_fu_2556_p2 <= std_logic_vector(unsigned(current_sin_V_71_reg_4679) - unsigned(sext_ln1534_45_fu_2527_p1));
    current_sin_V_74_fu_2561_p3 <= 
        current_sin_V_73_fu_2556_p2 when (tmp_53_fu_2533_p3(0) = '1') else 
        current_sin_V_72_fu_2546_p2;
    current_sin_V_75_fu_2611_p2 <= std_logic_vector(unsigned(current_sin_V_74_fu_2561_p3) + unsigned(sext_ln1534_47_fu_2587_p1));
    current_sin_V_76_fu_2623_p2 <= std_logic_vector(unsigned(current_sin_V_74_fu_2561_p3) - unsigned(sext_ln1534_47_fu_2587_p1));
    current_sin_V_77_fu_2665_p3 <= 
        current_sin_V_76_reg_4761 when (tmp_53_reg_4706(0) = '1') else 
        current_sin_V_75_reg_4751;
    current_sin_V_78_fu_2713_p2 <= std_logic_vector(unsigned(current_sin_V_77_fu_2665_p3) + unsigned(select_ln1534_fu_2683_p3));
    current_sin_V_79_fu_2725_p2 <= std_logic_vector(unsigned(current_sin_V_77_fu_2665_p3) - unsigned(select_ln1534_fu_2683_p3));
    current_sin_V_80_fu_2731_p3 <= 
        current_sin_V_79_fu_2725_p2 when (tmp_53_reg_4706(0) = '1') else 
        current_sin_V_78_fu_2713_p2;
    current_sin_V_81_fu_2799_p2 <= std_logic_vector(unsigned(current_sin_V_80_reg_4776) + unsigned(select_ln1534_2_reg_4788));
    current_sin_V_82_fu_2807_p2 <= std_logic_vector(unsigned(current_sin_V_80_reg_4776) - unsigned(select_ln1534_2_reg_4788));
    current_sin_V_83_fu_2811_p3 <= 
        current_sin_V_82_fu_2807_p2 when (tmp_53_reg_4706_pp0_iter13_reg(0) = '1') else 
        current_sin_V_81_fu_2799_p2;
    current_sin_V_84_fu_2863_p2 <= std_logic_vector(unsigned(current_sin_V_83_fu_2811_p3) + unsigned(select_ln1534_4_fu_2833_p3));
    current_sin_V_85_fu_2875_p2 <= std_logic_vector(unsigned(current_sin_V_83_fu_2811_p3) - unsigned(select_ln1534_4_fu_2833_p3));
    current_sin_V_86_fu_2881_p3 <= 
        current_sin_V_85_fu_2875_p2 when (tmp_53_reg_4706_pp0_iter13_reg(0) = '1') else 
        current_sin_V_84_fu_2863_p2;
    current_sin_V_87_fu_2943_p2 <= std_logic_vector(unsigned(current_sin_V_86_reg_4805) + unsigned(select_ln1534_6_fu_2924_p3));
    current_sin_V_88_fu_2953_p2 <= std_logic_vector(unsigned(current_sin_V_86_reg_4805) - unsigned(select_ln1534_6_fu_2924_p3));
    current_sin_V_89_fu_2958_p3 <= 
        current_sin_V_88_fu_2953_p2 when (tmp_53_reg_4706_pp0_iter14_reg(0) = '1') else 
        current_sin_V_87_fu_2943_p2;
    current_sin_V_8_fu_637_p3 <= 
        current_sin_V_5_fu_607_p2 when (tmp_4_reg_4178_pp0_iter5_reg(0) = '1') else 
        current_sin_V_fu_595_p2;
    current_sin_V_90_fu_3010_p2 <= std_logic_vector(unsigned(current_sin_V_89_fu_2958_p3) + unsigned(select_ln1534_8_fu_2980_p3));
    current_sin_V_91_fu_3022_p2 <= std_logic_vector(unsigned(current_sin_V_89_fu_2958_p3) - unsigned(select_ln1534_8_fu_2980_p3));
    current_sin_V_92_fu_3028_p3 <= 
        current_sin_V_91_reg_4847 when (tmp_53_reg_4706_pp0_iter15_reg(0) = '1') else 
        current_sin_V_90_reg_4837;
    current_sin_V_93_fu_3076_p2 <= std_logic_vector(unsigned(current_sin_V_92_fu_3028_p3) + unsigned(select_ln1534_10_fu_3046_p3));
    current_sin_V_94_fu_3088_p2 <= std_logic_vector(unsigned(current_sin_V_92_fu_3028_p3) - unsigned(select_ln1534_10_fu_3046_p3));
    current_sin_V_95_fu_3094_p3 <= 
        current_sin_V_94_fu_3088_p2 when (tmp_53_reg_4706_pp0_iter15_reg(0) = '1') else 
        current_sin_V_93_fu_3076_p2;
    current_sin_V_96_fu_3144_p2 <= std_logic_vector(unsigned(current_sin_V_95_reg_4852) + unsigned(select_ln1534_12_reg_4864));
    current_sin_V_97_fu_3152_p2 <= std_logic_vector(unsigned(current_sin_V_95_reg_4852) - unsigned(select_ln1534_12_reg_4864));
    current_sin_V_98_fu_3156_p3 <= 
        current_sin_V_97_fu_3152_p2 when (tmp_53_reg_4706_pp0_iter16_reg(0) = '1') else 
        current_sin_V_96_fu_3144_p2;
    current_sin_V_99_fu_3208_p2 <= std_logic_vector(unsigned(current_sin_V_98_fu_3156_p3) + unsigned(select_ln1534_14_fu_3178_p3));
    current_sin_V_fu_595_p2 <= std_logic_vector(unsigned(current_sin_V_3_fu_505_p3) + unsigned(sext_ln1534_fu_525_p1));
    current_t_V_1_fu_1462_p3 <= 
        ap_const_lv15_5809 when (tmp_6_reg_4190_pp0_iter8_reg(0) = '1') else 
        ap_const_lv15_A4B;
    current_t_V_2_fu_1469_p3 <= 
        current_t_V_1_fu_1462_p3 when (tmp_7_reg_4301_pp0_iter8_reg(0) = '1') else 
        current_t_V_fu_1455_p3;
    current_t_V_3_fu_2919_p2 <= std_logic_vector(unsigned(select_ln1697_63_reg_4771_pp0_iter13_reg) + unsigned(add_ln1697_33_fu_2914_p2));
    current_t_V_4_fu_4134_p3 <= 
        ap_const_lv15_0 when (state_read_reg_4159_pp0_iter24_reg(0) = '1') else 
        current_t_V_3_reg_4827_pp0_iter24_reg;
    current_t_V_fu_1455_p3 <= 
        ap_const_lv15_75B5 when (tmp_6_reg_4190_pp0_iter8_reg(0) = '1') else 
        ap_const_lv15_27F7;
    or_ln1697_fu_2629_p2 <= (state_read_reg_4159_pp0_iter11_reg or select_ln92_fu_2509_p3);
    r_1_fu_3854_p4 <= x_s_V_fu_3848_p2(15 downto 2);
    r_V_100_fu_665_p4 <= current_sin_V_8_fu_637_p3(15 downto 2);
    r_V_101_fu_695_p4 <= current_cos_V_9_fu_687_p3(15 downto 2);
    r_V_102_fu_709_p4 <= y_compare_V_34_fu_679_p3(15 downto 2);
    r_V_107_fu_965_p4 <= current_cos_V_20_fu_958_p3(15 downto 4);
    r_V_108_fu_979_p4 <= current_sin_V_20_fu_951_p3(15 downto 4);
    r_V_110_fu_1125_p4 <= y_compare_V_fu_1102_p3(15 downto 4);
    r_V_114_fu_1217_p4 <= y_compare_V_36_fu_1175_p3(15 downto 5);
    r_V_115_fu_1285_p4 <= current_cos_V_32_fu_1278_p3(15 downto 6);
    r_V_116_fu_1299_p4 <= current_sin_V_32_fu_1271_p3(15 downto 6);
    r_V_118_fu_1506_p4 <= y_compare_V_37_fu_1496_p3(15 downto 6);
    r_V_122_fu_1759_p4 <= y_compare_V_38_fu_1751_p3(15 downto 7);
    r_V_123_fu_1616_p4 <= current_cos_V_44_fu_1609_p3(15 downto 8);
    r_V_124_fu_1630_p4 <= current_sin_V_44_fu_1602_p3(15 downto 8);
    r_V_125_fu_1835_p4 <= current_cos_V_45_fu_1827_p3(15 downto 8);
    r_V_126_fu_1849_p4 <= y_compare_V_39_fu_1803_p3(15 downto 8);
    r_V_131_fu_1995_p4 <= current_cos_V_56_fu_1988_p3(15 downto 10);
    r_V_132_fu_2009_p4 <= current_sin_V_56_fu_1981_p3(15 downto 10);
    r_V_134_fu_2357_p4 <= y_compare_V_41_fu_2334_p3(15 downto 10);
    r_V_137_fu_2445_p3 <= 
        tmp_1_fu_2435_p4 when (tmp_42_fu_2371_p3(0) = '1') else 
        tmp_fu_2425_p4;
    r_V_138_fu_2222_p4 <= current_cos_V_65_fu_2197_p3(15 downto 12);
    r_V_139_fu_2236_p4 <= current_sin_V_68_fu_2190_p3(15 downto 12);
    r_V_142_fu_2577_p4 <= current_cos_V_71_fu_2569_p3(15 downto 14);
    r_V_143_fu_2591_p4 <= current_sin_V_74_fu_2561_p3(15 downto 14);
    r_V_144_fu_2675_p3 <= current_cos_V_74_fu_2670_p3(15 downto 15);
    r_V_145_fu_2691_p3 <= current_sin_V_77_fu_2665_p3(15 downto 15);
    r_V_146_fu_2745_p3 <= current_cos_V_77_fu_2738_p3(15 downto 15);
    r_V_147_fu_2761_p3 <= current_sin_V_80_fu_2731_p3(15 downto 15);
    r_V_148_fu_2825_p3 <= current_cos_V_80_fu_2818_p3(15 downto 15);
    r_V_149_fu_2841_p3 <= current_sin_V_83_fu_2811_p3(15 downto 15);
    r_V_152_fu_2972_p3 <= current_cos_V_86_fu_2965_p3(15 downto 15);
    r_V_153_fu_2988_p3 <= current_sin_V_89_fu_2958_p3(15 downto 15);
    r_V_154_fu_3038_p3 <= current_cos_V_89_fu_3033_p3(15 downto 15);
    r_V_155_fu_3054_p3 <= current_sin_V_92_fu_3028_p3(15 downto 15);
    r_V_156_fu_3108_p3 <= current_cos_V_92_fu_3101_p3(15 downto 15);
    r_V_157_fu_3124_p3 <= current_sin_V_95_fu_3094_p3(15 downto 15);
    r_V_158_fu_3170_p3 <= current_cos_V_95_fu_3163_p3(15 downto 15);
    r_V_159_fu_3186_p3 <= current_sin_V_98_fu_3156_p3(15 downto 15);
    r_V_162_fu_3304_p3 <= current_cos_V_101_fu_3297_p3(15 downto 15);
    r_V_163_fu_3320_p3 <= current_sin_V_104_fu_3290_p3(15 downto 15);
    r_V_164_fu_3370_p3 <= current_cos_V_104_fu_3365_p3(15 downto 15);
    r_V_165_fu_3386_p3 <= current_sin_V_107_fu_3360_p3(15 downto 15);
    r_V_166_fu_3440_p3 <= current_cos_V_107_fu_3433_p3(15 downto 15);
    r_V_167_fu_3456_p3 <= current_sin_V_110_fu_3426_p3(15 downto 15);
    r_V_168_fu_3502_p3 <= current_cos_V_110_fu_3495_p3(15 downto 15);
    r_V_169_fu_3518_p3 <= current_sin_V_113_fu_3488_p3(15 downto 15);
    r_V_172_fu_3636_p3 <= current_cos_V_116_fu_3629_p3(15 downto 15);
    r_V_173_fu_3652_p3 <= current_sin_V_119_fu_3622_p3(15 downto 15);
    r_V_174_fu_3702_p3 <= current_cos_V_119_fu_3697_p3(15 downto 15);
    r_V_175_fu_3718_p3 <= current_sin_V_122_fu_3692_p3(15 downto 15);
    r_V_176_fu_3772_p3 <= current_cos_V_122_fu_3765_p3(15 downto 15);
    r_V_177_fu_3788_p3 <= current_sin_V_125_fu_3758_p3(15 downto 15);
    r_V_84_fu_3942_p4 <= x_s_V_2_fu_3937_p2(15 downto 10);
    r_V_85_fu_3962_p3 <= x_s_V_3_fu_3956_p2(15 downto 15);
    r_V_86_fu_4034_p3 <= x_s_V_4_reg_5028(15 downto 15);
    r_V_87_fu_4054_p3 <= x_s_V_5_fu_4049_p2(15 downto 15);
    r_V_88_fu_3884_p4 <= current_sin_V_128_fu_3820_p3(15 downto 1);
    r_V_89_fu_3904_p4 <= y_s_V_fu_3898_p2(15 downto 2);
    r_V_91_fu_3992_p4 <= y_s_V_2_fu_3987_p2(15 downto 10);
    r_V_92_fu_4012_p3 <= y_s_V_3_fu_4006_p2(15 downto 15);
    r_V_93_fu_4076_p3 <= y_s_V_4_reg_5034(15 downto 15);
    r_V_94_fu_4096_p3 <= y_s_V_5_fu_4091_p2(15 downto 15);
    r_V_95_fu_515_p4 <= current_cos_V_2_fu_510_p3(15 downto 1);
    r_V_96_fu_529_p4 <= current_sin_V_3_fu_505_p3(15 downto 1);
    r_V_97_fu_553_p4 <= current_cos_V_3_fu_548_p3(15 downto 1);
    r_V_98_fu_567_p4 <= current_sin_V_131_fu_543_p3(15 downto 1);
    r_V_99_fu_651_p4 <= current_cos_V_8_fu_644_p3(15 downto 2);
    r_fu_3834_p4 <= current_cos_V_125_fu_3827_p3(15 downto 1);
    s <= 
        y_s_V_6_fu_4112_p2 when (state_read_reg_4159_pp0_iter24_reg(0) = '1') else 
        ap_const_lv16_0;

    s_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter25, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_ap_vld <= ap_const_logic_1;
        else 
            s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1534_10_fu_3046_p3 <= 
        ap_const_lv16_FFFF when (r_V_154_fu_3038_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_11_fu_3062_p3 <= 
        ap_const_lv16_FFFF when (r_V_155_fu_3054_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_12_fu_3116_p3 <= 
        ap_const_lv16_FFFF when (r_V_156_fu_3108_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_13_fu_3132_p3 <= 
        ap_const_lv16_FFFF when (r_V_157_fu_3124_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_14_fu_3178_p3 <= 
        ap_const_lv16_FFFF when (r_V_158_fu_3170_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_15_fu_3194_p3 <= 
        ap_const_lv16_FFFF when (r_V_159_fu_3186_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_16_fu_3256_p3 <= 
        ap_const_lv16_FFFF when (r_V_160_reg_4888(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_17_fu_3263_p3 <= 
        ap_const_lv16_FFFF when (r_V_161_reg_4893(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_18_fu_3312_p3 <= 
        ap_const_lv16_FFFF when (r_V_162_fu_3304_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_19_fu_3328_p3 <= 
        ap_const_lv16_FFFF when (r_V_163_fu_3320_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_1_fu_2699_p3 <= 
        ap_const_lv16_FFFF when (r_V_145_fu_2691_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_20_fu_3378_p3 <= 
        ap_const_lv16_FFFF when (r_V_164_fu_3370_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_21_fu_3394_p3 <= 
        ap_const_lv16_FFFF when (r_V_165_fu_3386_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_22_fu_3448_p3 <= 
        ap_const_lv16_FFFF when (r_V_166_fu_3440_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_23_fu_3464_p3 <= 
        ap_const_lv16_FFFF when (r_V_167_fu_3456_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_24_fu_3510_p3 <= 
        ap_const_lv16_FFFF when (r_V_168_fu_3502_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_25_fu_3526_p3 <= 
        ap_const_lv16_FFFF when (r_V_169_fu_3518_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_26_fu_3588_p3 <= 
        ap_const_lv16_FFFF when (r_V_170_reg_4954(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_27_fu_3595_p3 <= 
        ap_const_lv16_FFFF when (r_V_171_reg_4959(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_28_fu_3644_p3 <= 
        ap_const_lv16_FFFF when (r_V_172_fu_3636_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_29_fu_3660_p3 <= 
        ap_const_lv16_FFFF when (r_V_173_fu_3652_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_2_fu_2753_p3 <= 
        ap_const_lv16_FFFF when (r_V_146_fu_2745_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_30_fu_3710_p3 <= 
        ap_const_lv16_FFFF when (r_V_174_fu_3702_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_31_fu_3726_p3 <= 
        ap_const_lv16_FFFF when (r_V_175_fu_3718_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_32_fu_3780_p3 <= 
        ap_const_lv16_FFFF when (r_V_176_fu_3772_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_33_fu_3796_p3 <= 
        ap_const_lv16_FFFF when (r_V_177_fu_3788_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_34_fu_3970_p3 <= 
        ap_const_lv16_FFFF when (r_V_85_fu_3962_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_35_fu_4041_p3 <= 
        ap_const_lv16_FFFF when (r_V_86_fu_4034_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_36_fu_4062_p3 <= 
        ap_const_lv16_FFFF when (r_V_87_fu_4054_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_37_fu_4020_p3 <= 
        ap_const_lv16_FFFF when (r_V_92_fu_4012_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_38_fu_4083_p3 <= 
        ap_const_lv16_FFFF when (r_V_93_fu_4076_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_39_fu_4104_p3 <= 
        ap_const_lv16_FFFF when (r_V_94_fu_4096_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_3_fu_2769_p3 <= 
        ap_const_lv16_FFFF when (r_V_147_fu_2761_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_4_fu_2833_p3 <= 
        ap_const_lv16_FFFF when (r_V_148_fu_2825_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_5_fu_2849_p3 <= 
        ap_const_lv16_FFFF when (r_V_149_fu_2841_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_6_fu_2924_p3 <= 
        ap_const_lv16_FFFF when (r_V_150_reg_4817(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_7_fu_2931_p3 <= 
        ap_const_lv16_FFFF when (r_V_151_reg_4822(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_8_fu_2980_p3 <= 
        ap_const_lv16_FFFF when (r_V_152_fu_2972_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_9_fu_2996_p3 <= 
        ap_const_lv16_FFFF when (r_V_153_fu_2988_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_fu_2683_p3 <= 
        ap_const_lv16_FFFF when (r_V_144_fu_2675_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_12_fu_391_p3 <= 
        ap_const_lv16_7F4 when (tmp_15_reg_4228(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_14_fu_1114_p3 <= 
        ap_const_lv13_180C when (tmp_17_fu_1107_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln1697_18_fu_425_p3 <= 
        ap_const_lv16_3FE when (tmp_19_reg_4244(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_20_fu_1191_p3 <= 
        ap_const_lv12_C02 when (tmp_21_fu_1183_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1697_24_fu_471_p3 <= 
        ap_const_lv16_1FE when (tmp_23_reg_4260(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_26_fu_1321_p3 <= 
        ap_const_lv12_E02 when (tmp_25_fu_1313_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1697_30_fu_865_p3 <= 
        ap_const_lv16_FE when (tmp_27_reg_4296(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_32_fu_2658_p3 <= 
        ap_const_lv10_302 when (tmp_29_reg_4522_pp0_iter12_reg(0) = '1') else 
        ap_const_lv10_0;
    select_ln1697_36_fu_1068_p3 <= 
        ap_const_lv16_7E when (tmp_31_reg_4373(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_38_fu_1819_p3 <= 
        ap_const_lv9_182 when (tmp_33_fu_1811_p3(0) = '1') else 
        ap_const_lv9_0;
    select_ln1697_42_fu_1405_p3 <= 
        ap_const_lv16_3E when (tmp_35_reg_4432(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_44_fu_1917_p3 <= 
        ap_const_lv9_1C2 when (tmp_37_fu_1909_p3(0) = '1') else 
        ap_const_lv9_0;
    select_ln1697_48_fu_1702_p3 <= 
        ap_const_lv16_1E when (tmp_39_reg_4497(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_50_fu_2346_p3 <= 
        ap_const_lv7_62 when (tmp_41_fu_2339_p3(0) = '1') else 
        ap_const_lv7_0;
    select_ln1697_54_fu_2061_p3 <= 
        ap_const_lv16_E when (tmp_43_reg_4571(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_59_fu_2204_p3 <= 
        ap_const_lv16_6 when (tmp_50_reg_4643(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_62_fu_2306_p3 <= 
        ap_const_lv16_2 when (tmp_52_fu_2298_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_63_fu_2650_p3 <= 
        ap_const_lv15_FC3 when (or_ln1697_fu_2629_p2(0) = '1') else 
        ap_const_lv15_FC5;
    select_ln1697_6_fu_357_p3 <= 
        ap_const_lv16_FAC when (tmp_11_reg_4212(0) = '1') else 
        ap_const_lv16_0;
    select_ln1697_8_fu_1476_p3 <= 
        ap_const_lv15_7054 when (tmp_13_reg_4335_pp0_iter8_reg(0) = '1') else 
        ap_const_lv15_0;
    select_ln1697_fu_323_p3 <= 
        ap_const_lv16_1DAC when (tmp_8_reg_4196(0) = '1') else 
        ap_const_lv16_0;
    select_ln25_1_fu_2485_p3 <= 
        ap_const_lv6_3A when (tmp_47_fu_2477_p3(0) = '1') else 
        ap_const_lv6_0;
    select_ln25_fu_2417_p3 <= 
        ap_const_lv6_32 when (tmp_45_fu_2409_p3(0) = '1') else 
        ap_const_lv6_0;
    select_ln49_2_fu_277_p3 <= 
        ap_const_lv16_1921 when (tmp_3_fu_269_p3(0) = '1') else 
        ap_const_lv16_E6DF;
    select_ln92_fu_2509_p3 <= 
        tmp_48_fu_2493_p3 when (tmp_46_fu_2457_p3(0) = '1') else 
        tmp_49_fu_2501_p3;
        sext_ln1534_10_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_105_reg_4346),16));

        sext_ln1534_11_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_106_reg_4351),16));

        sext_ln1534_12_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_107_fu_965_p4),16));

        sext_ln1534_13_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_108_fu_979_p4),16));

        sext_ln1534_14_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_109_reg_4394),16));

        sext_ln1534_15_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_110_fu_1125_p4),16));

        sext_ln1534_16_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_111_reg_4411),16));

        sext_ln1534_17_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_112_reg_4416),16));

        sext_ln1534_18_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_113_reg_4443),16));

        sext_ln1534_19_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_114_fu_1217_p4),16));

        sext_ln1534_1_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_96_fu_529_p4),16));

        sext_ln1534_20_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_115_fu_1285_p4),16));

        sext_ln1534_21_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_116_fu_1299_p4),16));

        sext_ln1534_22_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_117_reg_4459),16));

        sext_ln1534_23_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_118_fu_1506_p4),16));

        sext_ln1534_24_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_119_reg_4476),16));

        sext_ln1534_25_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_120_reg_4481),16));

        sext_ln1534_26_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_121_reg_4533),16));

        sext_ln1534_27_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_122_fu_1759_p4),16));

        sext_ln1534_28_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_123_fu_1616_p4),16));

        sext_ln1534_29_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_124_fu_1630_p4),16));

        sext_ln1534_2_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_97_fu_553_p4),16));

        sext_ln1534_30_fu_1845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_125_fu_1835_p4),16));

        sext_ln1534_31_fu_1859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_126_fu_1849_p4),16));

        sext_ln1534_32_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_127_reg_4550),16));

        sext_ln1534_33_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_128_reg_4555),16));

        sext_ln1534_34_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_129_reg_4594),16));

        sext_ln1534_35_fu_2124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_130_reg_4599),16));

        sext_ln1534_36_fu_2005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_131_fu_1995_p4),16));

        sext_ln1534_37_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_132_fu_2009_p4),16));

        sext_ln1534_38_fu_2354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_133_reg_4669),16));

        sext_ln1534_39_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_134_fu_2357_p4),16));

        sext_ln1534_3_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_98_fu_567_p4),16));

        sext_ln1534_40_fu_2164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_135_reg_4627),16));

        sext_ln1534_41_fu_2167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_136_reg_4632),16));

        sext_ln1534_42_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_137_fu_2445_p3),16));

        sext_ln1534_43_fu_2232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_138_fu_2222_p4),16));

        sext_ln1534_44_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_139_fu_2236_p4),16));

        sext_ln1534_45_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_140_reg_4696),16));

        sext_ln1534_46_fu_2530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_141_reg_4701),16));

        sext_ln1534_47_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_142_fu_2577_p4),16));

        sext_ln1534_48_fu_2601_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_143_fu_2591_p4),16));

        sext_ln1534_49_fu_3844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_fu_3834_p4),16));

        sext_ln1534_4_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_99_fu_651_p4),16));

        sext_ln1534_50_fu_3864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_1_fu_3854_p4),16));

        sext_ln1534_51_fu_3934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_reg_5013),16));

        sext_ln1534_52_fu_3952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_84_fu_3942_p4),16));

        sext_ln1534_53_fu_3894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_88_fu_3884_p4),16));

        sext_ln1534_54_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_89_fu_3904_p4),16));

        sext_ln1534_55_fu_3984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_90_reg_5023),16));

        sext_ln1534_56_fu_4002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_91_fu_3992_p4),16));

        sext_ln1534_5_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_100_fu_665_p4),16));

        sext_ln1534_6_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_101_fu_695_p4),16));

        sext_ln1534_7_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_102_fu_709_p4),16));

        sext_ln1534_8_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_103_reg_4318),16));

        sext_ln1534_9_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_104_reg_4323),16));

        sext_ln1534_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_95_fu_515_p4),16));

        sext_ln1697_1_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_26_reg_4502),15));

        sext_ln1697_2_fu_2777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_28_reg_4648_pp0_iter12_reg),10));

        sext_ln1697_3_fu_2640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_30_fu_2634_p2),7));

        sext_ln1697_4_fu_2786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_31_reg_4766),10));

        sext_ln1697_5_fu_2911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_32_reg_4800),15));

        sext_ln1697_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1697_25_fu_1439_p2),13));

        t <= std_logic_vector(IEEE.numeric_std.resize(signed(current_t_V_4_fu_4134_p3),16));


    t_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter25, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            t_ap_vld <= ap_const_logic_1;
        else 
            t_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    theta_V_10_fu_2073_p2 <= std_logic_vector(unsigned(add_ln1697_18_fu_2068_p2) + unsigned(select_ln1697_54_fu_2061_p3));
    theta_V_11_fu_2216_p2 <= std_logic_vector(unsigned(add_ln1697_20_fu_2211_p2) + unsigned(select_ln1697_59_fu_2204_p3));
    theta_V_12_fu_2522_p2 <= std_logic_vector(unsigned(add_ln1697_22_fu_2517_p2) + unsigned(select_ln1697_62_reg_4691));
    theta_V_1_fu_335_p2 <= std_logic_vector(unsigned(add_ln1697_fu_330_p2) + unsigned(select_ln1697_fu_323_p3));
    theta_V_2_fu_369_p2 <= std_logic_vector(unsigned(add_ln1697_2_fu_364_p2) + unsigned(select_ln1697_6_fu_357_p3));
    theta_V_3_fu_403_p2 <= std_logic_vector(unsigned(add_ln1697_4_fu_398_p2) + unsigned(select_ln1697_12_fu_391_p3));
    theta_V_4_fu_437_p2 <= std_logic_vector(unsigned(add_ln1697_6_fu_432_p2) + unsigned(select_ln1697_18_fu_425_p3));
    theta_V_5_fu_483_p2 <= std_logic_vector(unsigned(add_ln1697_8_fu_478_p2) + unsigned(select_ln1697_24_fu_471_p3));
    theta_V_6_fu_877_p2 <= std_logic_vector(unsigned(add_ln1697_10_fu_872_p2) + unsigned(select_ln1697_30_fu_865_p3));
    theta_V_7_fu_1080_p2 <= std_logic_vector(unsigned(add_ln1697_12_fu_1075_p2) + unsigned(select_ln1697_36_fu_1068_p3));
    theta_V_8_fu_1417_p2 <= std_logic_vector(unsigned(add_ln1697_14_fu_1412_p2) + unsigned(select_ln1697_42_fu_1405_p3));
    theta_V_9_fu_1714_p2 <= std_logic_vector(unsigned(add_ln1697_16_fu_1709_p2) + unsigned(select_ln1697_48_fu_1702_p3));
    theta_V_fu_285_p2 <= std_logic_vector(unsigned(select_ln49_2_fu_277_p3) + unsigned(theta));
    tmp_10_fu_723_p3 <= y_compare_V_34_fu_679_p3(15 downto 15);
    tmp_17_fu_1107_p3 <= y_compare_V_35_reg_4328_pp0_iter7_reg(15 downto 15);
    tmp_18_fu_1139_p3 <= y_compare_V_fu_1102_p3(15 downto 15);
    tmp_1_fu_2435_p4 <= current_cos_V_61_fu_2390_p2(15 downto 11);
    tmp_21_fu_1183_p3 <= y_compare_V_fu_1102_p3(15 downto 15);
    tmp_22_fu_1231_p3 <= y_compare_V_36_fu_1175_p3(15 downto 15);
    tmp_25_fu_1313_p3 <= y_compare_V_36_fu_1175_p3(15 downto 15);
    tmp_26_fu_1520_p3 <= y_compare_V_37_fu_1496_p3(15 downto 15);
    tmp_30_fu_1773_p3 <= y_compare_V_38_fu_1751_p3(15 downto 15);
    tmp_33_fu_1811_p3 <= y_compare_V_38_fu_1751_p3(15 downto 15);
    tmp_34_fu_1863_p3 <= y_compare_V_39_fu_1803_p3(15 downto 15);
    tmp_37_fu_1909_p3 <= y_compare_V_39_fu_1803_p3(15 downto 15);
    tmp_3_fu_269_p3 <= theta(15 downto 15);
    tmp_41_fu_2339_p3 <= y_compare_V_40_reg_4581_pp0_iter11_reg(15 downto 15);
    tmp_42_fu_2371_p3 <= y_compare_V_41_fu_2334_p3(15 downto 15);
    tmp_45_fu_2409_p3 <= y_compare_V_41_fu_2334_p3(15 downto 15);
    tmp_46_fu_2457_p3 <= y_compare_V_42_fu_2401_p3(15 downto 15);
    tmp_47_fu_2477_p3 <= y_compare_V_42_fu_2401_p3(15 downto 15);
    tmp_48_fu_2493_p3 <= current_sin_V_153_fu_2471_p2(15 downto 15);
    tmp_49_fu_2501_p3 <= current_sin_V_152_fu_2465_p2(15 downto 15);
    tmp_51_fu_2250_p3 <= theta_V_11_fu_2216_p2(15 downto 15);
    tmp_52_fu_2298_p3 <= theta_V_11_fu_2216_p2(15 downto 15);
    tmp_53_fu_2533_p3 <= theta_V_12_fu_2522_p2(15 downto 15);
    tmp_7_fu_581_p3 <= current_sin_V_131_fu_543_p3(15 downto 15);
    tmp_fu_2425_p4 <= current_cos_V_60_fu_2379_p2(15 downto 11);
    x_s_V_1_fu_3868_p2 <= std_logic_vector(unsigned(x_s_V_fu_3848_p2) + unsigned(sext_ln1534_50_fu_3864_p1));
    x_s_V_2_fu_3937_p2 <= std_logic_vector(unsigned(x_s_V_1_reg_5008) - unsigned(sext_ln1534_51_fu_3934_p1));
    x_s_V_3_fu_3956_p2 <= std_logic_vector(unsigned(x_s_V_2_fu_3937_p2) + unsigned(sext_ln1534_52_fu_3952_p1));
    x_s_V_4_fu_3978_p2 <= std_logic_vector(unsigned(x_s_V_3_fu_3956_p2) + unsigned(select_ln1534_34_fu_3970_p3));
    x_s_V_5_fu_4049_p2 <= std_logic_vector(unsigned(x_s_V_4_reg_5028) + unsigned(select_ln1534_35_fu_4041_p3));
    x_s_V_6_fu_4070_p2 <= std_logic_vector(unsigned(x_s_V_5_fu_4049_p2) + unsigned(select_ln1534_36_fu_4062_p3));
    x_s_V_fu_3848_p2 <= std_logic_vector(unsigned(current_cos_V_125_fu_3827_p3) - unsigned(sext_ln1534_49_fu_3844_p1));
    y_compare_V_34_fu_679_p3 <= 
        current_sin_V_133_fu_631_p2 when (tmp_7_fu_581_p3(0) = '1') else 
        current_sin_V_132_fu_619_p2;
    y_compare_V_35_fu_813_p3 <= 
        current_sin_V_135_fu_773_p2 when (tmp_10_fu_723_p3(0) = '1') else 
        current_sin_V_134_fu_761_p2;
    y_compare_V_36_fu_1175_p3 <= 
        current_sin_V_139_fu_1163_p2 when (tmp_18_fu_1139_p3(0) = '1') else 
        current_sin_V_138_fu_1152_p2;
    y_compare_V_37_fu_1496_p3 <= 
        current_sin_V_141_fu_1491_p2 when (tmp_22_reg_4448(0) = '1') else 
        current_sin_V_140_fu_1486_p2;
    y_compare_V_38_fu_1751_p3 <= 
        current_sin_V_143_reg_4517 when (tmp_26_reg_4507(0) = '1') else 
        current_sin_V_142_reg_4512;
    y_compare_V_39_fu_1803_p3 <= 
        current_sin_V_145_fu_1797_p2 when (tmp_30_fu_1773_p3(0) = '1') else 
        current_sin_V_144_fu_1786_p2;
    y_compare_V_40_fu_1901_p3 <= 
        current_sin_V_147_fu_1889_p2 when (tmp_34_fu_1863_p3(0) = '1') else 
        current_sin_V_146_fu_1877_p2;
    y_compare_V_41_fu_2334_p3 <= 
        current_sin_V_149_reg_4658 when (tmp_38_reg_4604_pp0_iter11_reg(0) = '1') else 
        current_sin_V_148_reg_4653;
    y_compare_V_42_fu_2401_p3 <= 
        current_sin_V_151_fu_2395_p2 when (tmp_42_fu_2371_p3(0) = '1') else 
        current_sin_V_150_fu_2384_p2;
    y_compare_V_fu_1102_p3 <= 
        current_sin_V_137_reg_4383 when (tmp_14_reg_4356_pp0_iter7_reg(0) = '1') else 
        current_sin_V_136_reg_4378;
    y_s_V_1_fu_3918_p2 <= std_logic_vector(unsigned(y_s_V_fu_3898_p2) + unsigned(sext_ln1534_54_fu_3914_p1));
    y_s_V_2_fu_3987_p2 <= std_logic_vector(unsigned(y_s_V_1_reg_5018) - unsigned(sext_ln1534_55_fu_3984_p1));
    y_s_V_3_fu_4006_p2 <= std_logic_vector(unsigned(y_s_V_2_fu_3987_p2) + unsigned(sext_ln1534_56_fu_4002_p1));
    y_s_V_4_fu_4028_p2 <= std_logic_vector(unsigned(y_s_V_3_fu_4006_p2) + unsigned(select_ln1534_37_fu_4020_p3));
    y_s_V_5_fu_4091_p2 <= std_logic_vector(unsigned(y_s_V_4_reg_5034) + unsigned(select_ln1534_38_fu_4083_p3));
    y_s_V_6_fu_4112_p2 <= std_logic_vector(unsigned(y_s_V_5_fu_4091_p2) + unsigned(select_ln1534_39_fu_4104_p3));
    y_s_V_fu_3898_p2 <= std_logic_vector(unsigned(current_sin_V_128_fu_3820_p3) - unsigned(sext_ln1534_53_fu_3894_p1));
end behav;
