--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    2.343(R)|      SLOW  |   -0.771(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ledsB<0>    |         8.008(R)|      SLOW  |         3.001(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<1>    |         8.052(R)|      SLOW  |         3.045(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<2>    |         7.900(R)|      SLOW  |         2.893(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<3>    |         8.008(R)|      SLOW  |         3.001(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<4>    |         8.007(R)|      SLOW  |         3.000(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<5>    |         8.095(R)|      SLOW  |         3.088(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<6>    |         7.972(R)|      SLOW  |         2.965(R)|      FAST  |clk_BUFGP         |   0.000|
ledsB<7>    |         7.904(R)|      SLOW  |         2.897(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<0>    |         8.063(R)|      SLOW  |         3.056(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<1>    |         8.094(R)|      SLOW  |         3.087(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<2>    |         7.973(R)|      SLOW  |         2.966(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<3>    |         8.063(R)|      SLOW  |         3.056(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<4>    |         8.058(R)|      SLOW  |         3.051(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<5>    |         8.085(R)|      SLOW  |         3.078(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<6>    |         8.101(R)|      SLOW  |         3.094(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<7>    |         7.907(R)|      SLOW  |         2.900(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<0>    |         7.868(R)|      SLOW  |         2.861(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<1>    |         8.058(R)|      SLOW  |         3.051(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<2>    |         8.052(R)|      SLOW  |         3.045(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<3>    |         8.063(R)|      SLOW  |         3.056(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<4>    |         8.007(R)|      SLOW  |         3.000(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<5>    |         8.044(R)|      SLOW  |         3.037(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<6>    |         7.972(R)|      SLOW  |         2.965(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<7>    |         7.900(R)|      SLOW  |         2.893(R)|      FAST  |clk_BUFGP         |   0.000|
playNext    |         9.504(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.004|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 10 20:58:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



