// Seed: 3780677436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1[-1] = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wor id_4,
    input wand id_5,
    id_9,
    input tri0 id_6,
    output wor id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
  assign id_3 = 1'b0;
  id_11(
      1, -1
  );
endmodule
