Analysis & Synthesis report for g21_lab4
Fri Nov 17 14:15:09 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Nov 17 14:15:09 2017               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; g21_lab4                                        ;
; Top-level Entity Name              ; g21_lab4_testbed                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; g21_lab4_testbed   ; g21_lab4           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 17 14:15:06 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4
Warning (125092): Tcl Script File INIT_lpm_constant.qip not found
    Info (125063): set_global_assignment -name QIP_FILE INIT_lpm_constant.qip
Warning (125092): Tcl Script File lpm_compare0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_compare0.qip
Warning (125092): Tcl Script File lpm_compare1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_compare1.qip
Warning (125092): Tcl Script File lpm_constantdata.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_constantdata.qip
Warning (125092): Tcl Script File SPG_lpm_compare.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SPG_lpm_compare.qip
Warning (125092): Tcl Script File SPG_lpm_counter.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SPG_lpm_counter.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/stackcounter_lpm_counter.vhd
    Info (12022): Found design unit 1: stackcounter_lpm_counter-SYN
    Info (12023): Found entity 1: StackCounter_lpm_counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_counter.vhd
    Info (12022): Found design unit 1: spg_lpm_counter-SYN
    Info (12023): Found entity 1: SPG_lpm_counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_compare.vhd
    Info (12022): Found design unit 1: spg_lpm_compare-SYN
    Info (12023): Found entity 1: SPG_lpm_compare
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/push_lpm_constant.vhd
    Info (12022): Found design unit 1: push_lpm_constant-SYN
    Info (12023): Found entity 1: PUSH_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/pop_lpm_constant.vhd
    Info (12022): Found design unit 1: pop_lpm_constant-SYN
    Info (12023): Found entity 1: POP_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/nop_lpm_constant.vhd
    Info (12022): Found design unit 1: nop_lpm_constant-SYN
    Info (12023): Found entity 1: NOP_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/mode_select_lpm_mux.vhd
    Info (12022): Found design unit 1: mode_select_lpm_mux-SYN
    Info (12023): Found entity 1: MODE_Select_lpm_mux
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux2.vhd
    Info (12022): Found design unit 1: lpm_mux2-SYN
    Info (12023): Found entity 1: lpm_mux2
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_constantdata.vhd
    Info (12022): Found design unit 1: lpm_constantdata-SYN
    Info (12023): Found entity 1: lpm_constantdata
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_compare1.vhd
    Info (12022): Found design unit 1: lpm_compare1-SYN
    Info (12023): Found entity 1: lpm_compare1
Info (12021): Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/init_lpm_constant.vhd
    Info (12022): Found design unit 1: init_lpm_constant-SYN
    Info (12023): Found entity 1: INIT_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file g21_rules.vhd
    Info (12022): Found design unit 1: g21_rules-game_rules
    Info (12023): Found entity 1: g21_rules
Info (12021): Found 1 design units, including 1 entities, in source file g21_modulo_13.bdf
    Info (12023): Found entity 1: g21_Modulo_13
Info (12021): Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd
    Info (12022): Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch
    Info (12023): Found entity 1: g21_7_segment_decoder
Info (12021): Found 2 design units, including 1 entities, in source file adder_6.vhd
    Info (12022): Found design unit 1: adder_6-SYN
    Info (12023): Found entity 1: adder_6
Info (12021): Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf
    Info (12023): Found entity 1: g21_1bitAdder
Info (12021): Found 1 design units, including 1 entities, in source file g21_adder.bdf
    Info (12023): Found entity 1: g21_adder
Info (12021): Found 2 design units, including 1 entities, in source file g21_dealer_fsm.vhd
    Info (12022): Found design unit 1: g21_dealer_FSM-deal_machine
    Info (12023): Found entity 1: g21_dealer_FSM
Info (12021): Found 1 design units, including 1 entities, in source file g21_lab4_testbed.bdf
    Info (12023): Found entity 1: g21_lab4_testbed
Info (12021): Found 2 design units, including 1 entities, in source file g21_randu.vhd
    Info (12022): Found design unit 1: g21_RANDU-RANDU
    Info (12023): Found entity 1: g21_RANDU
Info (12021): Found 1 design units, including 1 entities, in source file g21_stack52.bdf
    Info (12023): Found entity 1: g21_stack52
Info (12021): Found 2 design units, including 1 entities, in source file g21_pop_enable.vhd
    Info (12022): Found design unit 1: g21_pop_enable-g21_pop_enable_arch
    Info (12023): Found entity 1: g21_pop_enable
Info (12021): Found 2 design units, including 1 entities, in source file a52_lpm_constant.vhd
    Info (12022): Found design unit 1: a52_lpm_constant-SYN
    Info (12023): Found entity 1: a52_lpm_constant
Info (12021): Found 2 design units, including 1 entities, in source file equal1_lpm_compare0.vhd
    Info (12022): Found design unit 1: equal1_lpm_compare0-SYN
    Info (12023): Found entity 1: Equal1_lpm_compare0
Info (12021): Found 1 design units, including 1 entities, in source file g21_comp7.bdf
    Info (12023): Found entity 1: g21_comp7
Info (12021): Found 2 design units, including 1 entities, in source file g21_lab2_rom1.vhd
    Info (12022): Found design unit 1: g21_lab2_rom1-SYN
    Info (12023): Found entity 1: g21_lab2_rom1
Info (12021): Found 1 design units, including 1 entities, in source file g21_spg.bdf
    Info (12023): Found entity 1: g21_SPG
Info (12021): Found 1 design units, including 1 entities, in source file g21_test_bed.bdf
    Info (12023): Found entity 1: g21_test_bed
Warning (12019): Can't analyze file -- file INIT_lpm_constant.vhd is missing
Warning (12019): Can't analyze file -- file lpm_compare1.vhd is missing
Warning (12019): Can't analyze file -- file lpm_constantdata.vhd is missing
Error (10430): VHDL Primary Unit Declaration error at lpm_mux0.vhd(42): primary unit "lpm_mux0" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux0.vhd Line: 42
Error (10784): HDL error at lpm_mux0.vhd(42): see declaration for object "lpm_mux0" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux0.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file lpm_mux0.vhd
Error (10430): VHDL Primary Unit Declaration error at lpm_mux1.vhd(42): primary unit "lpm_mux1" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux1.vhd Line: 42
Error (10784): HDL error at lpm_mux1.vhd(42): see declaration for object "lpm_mux1" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux1.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file lpm_mux1.vhd
Error (10430): VHDL Primary Unit Declaration error at lpm_mux2.vhd(42): primary unit "lpm_mux2" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux2.vhd Line: 42
Error (10784): HDL error at lpm_mux2.vhd(42): see declaration for object "lpm_mux2" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux2.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file lpm_mux2.vhd
Error (10430): VHDL Primary Unit Declaration error at MODE_Select_lpm_mux.vhd(42): primary unit "MODE_Select_lpm_mux" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/MODE_Select_lpm_mux.vhd Line: 42
Error (10784): HDL error at MODE_Select_lpm_mux.vhd(42): see declaration for object "MODE_Select_lpm_mux" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/MODE_Select_lpm_mux.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file mode_select_lpm_mux.vhd
Error (10430): VHDL Primary Unit Declaration error at NOP_lpm_constant.vhd(42): primary unit "NOP_lpm_constant" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/NOP_lpm_constant.vhd Line: 42
Error (10784): HDL error at NOP_lpm_constant.vhd(42): see declaration for object "NOP_lpm_constant" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/NOP_lpm_constant.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file nop_lpm_constant.vhd
Error (10430): VHDL Primary Unit Declaration error at POP_lpm_constant.vhd(42): primary unit "POP_lpm_constant" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/POP_lpm_constant.vhd Line: 42
Error (10784): HDL error at POP_lpm_constant.vhd(42): see declaration for object "POP_lpm_constant" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/POP_lpm_constant.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file pop_lpm_constant.vhd
Error (10430): VHDL Primary Unit Declaration error at PUSH_lpm_constant.vhd(42): primary unit "PUSH_lpm_constant" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/PUSH_lpm_constant.vhd Line: 42
Error (10784): HDL error at PUSH_lpm_constant.vhd(42): see declaration for object "PUSH_lpm_constant" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/PUSH_lpm_constant.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file push_lpm_constant.vhd
Warning (12019): Can't analyze file -- file SPG_lpm_compare.vhd is missing
Warning (12019): Can't analyze file -- file SPG_lpm_counter.vhd is missing
Error (10430): VHDL Primary Unit Declaration error at StackCounter_lpm_counter.vhd(42): primary unit "StackCounter_lpm_counter" already exists in library "work" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/StackCounter_lpm_counter.vhd Line: 42
Error (10784): HDL error at StackCounter_lpm_counter.vhd(42): see declaration for object "StackCounter_lpm_counter" File: C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/StackCounter_lpm_counter.vhd Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file stackcounter_lpm_counter.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 11 warnings
    Error: Peak virtual memory: 535 megabytes
    Error: Processing ended: Fri Nov 17 14:15:09 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


