Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Aug 30 21:28:23 2022
| Host             : DESKTOP-C3MDEKS running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.891        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.762        |
| Device Static (W)        | 0.129        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |        7 |       --- |             --- |
| Slice Logic              |     0.009 |    23354 |       --- |             --- |
|   LUT as Logic           |     0.008 |     7180 |     17600 |           40.80 |
|   Register               |    <0.001 |    11077 |     35200 |           31.47 |
|   LUT as Distributed RAM |    <0.001 |      818 |      6000 |           13.63 |
|   CARRY4                 |    <0.001 |      219 |      4400 |            4.98 |
|   LUT as Shift Register  |    <0.001 |      630 |      6000 |           10.50 |
|   F7/F8 Muxes            |    <0.001 |      134 |     17600 |            0.76 |
|   Others                 |     0.000 |     1349 |       --- |             --- |
| Signals                  |     0.013 |    16484 |       --- |             --- |
| Block RAM                |     0.015 |     16.5 |        60 |           27.50 |
| MMCM                     |     0.105 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        5 |       100 |            5.00 |
| PS7                      |     1.578 |        1 |       --- |             --- |
| Static Power             |     0.129 |          |           |                 |
| Total                    |     1.891 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.077 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.058 |      0.009 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.722 |      0.033 |
| Vccpaux   |       1.800 |     0.085 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| clk                                                                                        | clk                                                                      |            20.0 |
| clk_fpga_0                                                                                 | system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_clk_wiz_0                                                                         | pl_top/pll/inst/clk_out1_clk_wiz_0                                       |            10.0 |
| clkfbout_clk_wiz_0                                                                         | pl_top/pll/inst/clkfbout_clk_wiz_0                                       |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs     |            33.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                          |     1.761 |
|   dbg_hub                                                                                           |     0.003 |
|     inst                                                                                            |     0.003 |
|       BSCANID.u_xsdbm_id                                                                            |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                        |     0.002 |
|           U_ICON_INTERFACE                                                                          |     0.002 |
|             U_CMD1                                                                                  |    <0.001 |
|             U_CMD2                                                                                  |    <0.001 |
|             U_CMD3                                                                                  |    <0.001 |
|             U_CMD4                                                                                  |    <0.001 |
|             U_CMD5                                                                                  |    <0.001 |
|             U_CMD6_RD                                                                               |    <0.001 |
|               U_RD_FIFO                                                                             |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                               |    <0.001 |
|                   inst_fifo_gen                                                                     |    <0.001 |
|                     gconvfifo.rf                                                                    |    <0.001 |
|                       grf.rf                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                           gr1.gr1_int.rfwft                                                         |    <0.001 |
|                           gras.rsts                                                                 |    <0.001 |
|                           rpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                           gwas.wsts                                                                 |    <0.001 |
|                           wpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                           gdm.dm_gen.dm                                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             RAM_reg_0_15_12_15                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                       |    <0.001 |
|                         rstblk                                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|             U_CMD6_WR                                                                               |    <0.001 |
|               U_WR_FIFO                                                                             |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                               |    <0.001 |
|                   inst_fifo_gen                                                                     |    <0.001 |
|                     gconvfifo.rf                                                                    |    <0.001 |
|                       grf.rf                                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                           gras.rsts                                                                 |    <0.001 |
|                           rpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                           gwas.wsts                                                                 |    <0.001 |
|                           wpntr                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                           gdm.dm_gen.dm                                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                                        |    <0.001 |
|                             RAM_reg_0_15_12_15                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                       |    <0.001 |
|                         rstblk                                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|             U_CMD7_CTL                                                                              |    <0.001 |
|             U_CMD7_STAT                                                                             |    <0.001 |
|             U_STATIC_STATUS                                                                         |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                 |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                            |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                     |    <0.001 |
|             U_RD_ABORT_FLAG                                                                         |    <0.001 |
|             U_RD_REQ_FLAG                                                                           |    <0.001 |
|             U_TIMER                                                                                 |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                             |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                        |    <0.001 |
|         CORE_XSDB.U_ICON                                                                            |    <0.001 |
|           U_CMD                                                                                     |    <0.001 |
|           U_STAT                                                                                    |    <0.001 |
|           U_SYNC                                                                                    |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                               |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                             |    <0.001 |
|   pl_top                                                                                            |     0.112 |
|     axis_data_fifo_0_inst                                                                           |     0.004 |
|       inst                                                                                          |     0.004 |
|         gen_fifo_generator.fifo_generator_inst                                                      |     0.004 |
|           inst_fifo_gen                                                                             |     0.004 |
|             gaxis_fifo.gaxisf.axisf                                                                 |     0.004 |
|               grf.rf                                                                                |     0.004 |
|                 gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                   gr1.gdcf.dc                                                                       |    <0.001 |
|                     dc                                                                              |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                   grss.rsts                                                                         |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                     c2                                                                              |    <0.001 |
|                   rpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                   gwss.wsts                                                                         |    <0.001 |
|                     c0                                                                              |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                   wpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                               |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.003 |
|                     inst_blk_mem_gen                                                                |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.003 |
|                         valid.cstr                                                                  |     0.003 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |     0.001 |
|                             prim_noinit.ram                                                         |     0.001 |
|                           ramloop[2].ram.r                                                          |     0.001 |
|                             prim_noinit.ram                                                         |     0.001 |
|                 rstblk                                                                              |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                      |    <0.001 |
|     pll                                                                                             |     0.106 |
|       inst                                                                                          |     0.106 |
|     rxdata_distmem                                                                                  |     0.001 |
|       U0                                                                                            |     0.001 |
|         synth_options.dist_mem_inst                                                                 |     0.001 |
|           gen_sdp_ram.sdpram_inst                                                                   |     0.001 |
|             ram_reg_0_63_0_2                                                                        |    <0.001 |
|             ram_reg_0_63_3_5                                                                        |    <0.001 |
|             ram_reg_0_63_6_6                                                                        |    <0.001 |
|             ram_reg_0_63_7_7                                                                        |    <0.001 |
|             ram_reg_1024_1087_0_2                                                                   |    <0.001 |
|             ram_reg_1024_1087_3_5                                                                   |    <0.001 |
|             ram_reg_1024_1087_6_6                                                                   |    <0.001 |
|             ram_reg_1024_1087_7_7                                                                   |    <0.001 |
|             ram_reg_1088_1151_0_2                                                                   |    <0.001 |
|             ram_reg_1088_1151_3_5                                                                   |    <0.001 |
|             ram_reg_1088_1151_6_6                                                                   |    <0.001 |
|             ram_reg_1088_1151_7_7                                                                   |    <0.001 |
|             ram_reg_1152_1215_0_2                                                                   |    <0.001 |
|             ram_reg_1152_1215_3_5                                                                   |    <0.001 |
|             ram_reg_1152_1215_6_6                                                                   |    <0.001 |
|             ram_reg_1152_1215_7_7                                                                   |    <0.001 |
|             ram_reg_1216_1279_0_2                                                                   |    <0.001 |
|             ram_reg_1216_1279_3_5                                                                   |    <0.001 |
|             ram_reg_1216_1279_6_6                                                                   |    <0.001 |
|             ram_reg_1216_1279_7_7                                                                   |    <0.001 |
|             ram_reg_1280_1343_0_2                                                                   |    <0.001 |
|             ram_reg_1280_1343_3_5                                                                   |    <0.001 |
|             ram_reg_1280_1343_6_6                                                                   |    <0.001 |
|             ram_reg_1280_1343_7_7                                                                   |    <0.001 |
|             ram_reg_128_191_0_2                                                                     |    <0.001 |
|             ram_reg_128_191_3_5                                                                     |    <0.001 |
|             ram_reg_128_191_6_6                                                                     |    <0.001 |
|             ram_reg_128_191_7_7                                                                     |    <0.001 |
|             ram_reg_1344_1407_0_2                                                                   |    <0.001 |
|             ram_reg_1344_1407_3_5                                                                   |    <0.001 |
|             ram_reg_1344_1407_6_6                                                                   |    <0.001 |
|             ram_reg_1344_1407_7_7                                                                   |    <0.001 |
|             ram_reg_1408_1471_0_2                                                                   |    <0.001 |
|             ram_reg_1408_1471_3_5                                                                   |    <0.001 |
|             ram_reg_1408_1471_6_6                                                                   |    <0.001 |
|             ram_reg_1408_1471_7_7                                                                   |    <0.001 |
|             ram_reg_1472_1535_0_2                                                                   |    <0.001 |
|             ram_reg_1472_1535_3_5                                                                   |    <0.001 |
|             ram_reg_1472_1535_6_6                                                                   |    <0.001 |
|             ram_reg_1472_1535_7_7                                                                   |    <0.001 |
|             ram_reg_1536_1599_0_2                                                                   |    <0.001 |
|             ram_reg_1536_1599_3_5                                                                   |    <0.001 |
|             ram_reg_1536_1599_6_6                                                                   |    <0.001 |
|             ram_reg_1536_1599_7_7                                                                   |    <0.001 |
|             ram_reg_1600_1663_0_2                                                                   |    <0.001 |
|             ram_reg_1600_1663_3_5                                                                   |    <0.001 |
|             ram_reg_1600_1663_6_6                                                                   |    <0.001 |
|             ram_reg_1600_1663_7_7                                                                   |    <0.001 |
|             ram_reg_1664_1727_0_2                                                                   |    <0.001 |
|             ram_reg_1664_1727_3_5                                                                   |    <0.001 |
|             ram_reg_1664_1727_6_6                                                                   |    <0.001 |
|             ram_reg_1664_1727_7_7                                                                   |    <0.001 |
|             ram_reg_1728_1791_0_2                                                                   |    <0.001 |
|             ram_reg_1728_1791_3_5                                                                   |    <0.001 |
|             ram_reg_1728_1791_6_6                                                                   |    <0.001 |
|             ram_reg_1728_1791_7_7                                                                   |    <0.001 |
|             ram_reg_1792_1855_0_2                                                                   |    <0.001 |
|             ram_reg_1792_1855_3_5                                                                   |    <0.001 |
|             ram_reg_1792_1855_6_6                                                                   |    <0.001 |
|             ram_reg_1792_1855_7_7                                                                   |    <0.001 |
|             ram_reg_1856_1919_0_2                                                                   |    <0.001 |
|             ram_reg_1856_1919_3_5                                                                   |    <0.001 |
|             ram_reg_1856_1919_6_6                                                                   |    <0.001 |
|             ram_reg_1856_1919_7_7                                                                   |    <0.001 |
|             ram_reg_1920_1983_0_2                                                                   |    <0.001 |
|             ram_reg_1920_1983_3_5                                                                   |    <0.001 |
|             ram_reg_1920_1983_6_6                                                                   |    <0.001 |
|             ram_reg_1920_1983_7_7                                                                   |    <0.001 |
|             ram_reg_192_255_0_2                                                                     |    <0.001 |
|             ram_reg_192_255_3_5                                                                     |    <0.001 |
|             ram_reg_192_255_6_6                                                                     |    <0.001 |
|             ram_reg_192_255_7_7                                                                     |    <0.001 |
|             ram_reg_1984_2047_0_2                                                                   |    <0.001 |
|             ram_reg_1984_2047_3_5                                                                   |    <0.001 |
|             ram_reg_1984_2047_6_6                                                                   |    <0.001 |
|             ram_reg_1984_2047_7_7                                                                   |    <0.001 |
|             ram_reg_256_319_0_2                                                                     |    <0.001 |
|             ram_reg_256_319_3_5                                                                     |    <0.001 |
|             ram_reg_256_319_6_6                                                                     |    <0.001 |
|             ram_reg_256_319_7_7                                                                     |    <0.001 |
|             ram_reg_320_383_0_2                                                                     |    <0.001 |
|             ram_reg_320_383_3_5                                                                     |    <0.001 |
|             ram_reg_320_383_6_6                                                                     |    <0.001 |
|             ram_reg_320_383_7_7                                                                     |    <0.001 |
|             ram_reg_384_447_0_2                                                                     |    <0.001 |
|             ram_reg_384_447_3_5                                                                     |    <0.001 |
|             ram_reg_384_447_6_6                                                                     |    <0.001 |
|             ram_reg_384_447_7_7                                                                     |    <0.001 |
|             ram_reg_448_511_0_2                                                                     |    <0.001 |
|             ram_reg_448_511_3_5                                                                     |    <0.001 |
|             ram_reg_448_511_6_6                                                                     |    <0.001 |
|             ram_reg_448_511_7_7                                                                     |    <0.001 |
|             ram_reg_512_575_0_2                                                                     |    <0.001 |
|             ram_reg_512_575_3_5                                                                     |    <0.001 |
|             ram_reg_512_575_6_6                                                                     |    <0.001 |
|             ram_reg_512_575_7_7                                                                     |    <0.001 |
|             ram_reg_576_639_0_2                                                                     |    <0.001 |
|             ram_reg_576_639_3_5                                                                     |    <0.001 |
|             ram_reg_576_639_6_6                                                                     |    <0.001 |
|             ram_reg_576_639_7_7                                                                     |    <0.001 |
|             ram_reg_640_703_0_2                                                                     |    <0.001 |
|             ram_reg_640_703_3_5                                                                     |    <0.001 |
|             ram_reg_640_703_6_6                                                                     |    <0.001 |
|             ram_reg_640_703_7_7                                                                     |    <0.001 |
|             ram_reg_64_127_0_2                                                                      |    <0.001 |
|             ram_reg_64_127_3_5                                                                      |    <0.001 |
|             ram_reg_64_127_6_6                                                                      |    <0.001 |
|             ram_reg_64_127_7_7                                                                      |    <0.001 |
|             ram_reg_704_767_0_2                                                                     |    <0.001 |
|             ram_reg_704_767_3_5                                                                     |    <0.001 |
|             ram_reg_704_767_6_6                                                                     |    <0.001 |
|             ram_reg_704_767_7_7                                                                     |    <0.001 |
|             ram_reg_768_831_0_2                                                                     |    <0.001 |
|             ram_reg_768_831_3_5                                                                     |    <0.001 |
|             ram_reg_768_831_6_6                                                                     |    <0.001 |
|             ram_reg_768_831_7_7                                                                     |    <0.001 |
|             ram_reg_832_895_0_2                                                                     |    <0.001 |
|             ram_reg_832_895_3_5                                                                     |    <0.001 |
|             ram_reg_832_895_6_6                                                                     |    <0.001 |
|             ram_reg_832_895_7_7                                                                     |    <0.001 |
|             ram_reg_896_959_0_2                                                                     |    <0.001 |
|             ram_reg_896_959_3_5                                                                     |    <0.001 |
|             ram_reg_896_959_6_6                                                                     |    <0.001 |
|             ram_reg_896_959_7_7                                                                     |    <0.001 |
|             ram_reg_960_1023_0_2                                                                    |    <0.001 |
|             ram_reg_960_1023_3_5                                                                    |    <0.001 |
|             ram_reg_960_1023_6_6                                                                    |    <0.001 |
|             ram_reg_960_1023_7_7                                                                    |    <0.001 |
|     uart_rx_inst                                                                                    |    <0.001 |
|   system_wrapper                                                                                    |     1.629 |
|     system_i                                                                                        |     1.629 |
|       axi_dma_0                                                                                     |     0.008 |
|         U0                                                                                          |     0.008 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                         |     0.006 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.002 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                   |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_DATA_FIFO                                                                         |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                       xpm_fifo_base_inst                                                            |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         rdp_inst                                                                    |    <0.001 |
|                         rdpp1_inst                                                                  |    <0.001 |
|                         wrp_inst                                                                    |    <0.001 |
|                         wrpp1_inst                                                                  |    <0.001 |
|                         xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|               I_MSTR_PCC                                                                            |    <0.001 |
|               I_RD_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.004 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|                 I_DATA_FIFO                                                                         |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                       xpm_fifo_base_inst                                                            |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         rdp_inst                                                                    |    <0.001 |
|                         rdpp1_inst                                                                  |    <0.001 |
|                         wrp_inst                                                                    |    <0.001 |
|                         wrpp1_inst                                                                  |    <0.001 |
|                         xpm_fifo_rst_inst                                                           |    <0.001 |
|                 I_XD_FIFO                                                                           |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                       xpm_fifo_base_inst                                                            |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                                |    <0.001 |
|                         rdp_inst                                                                    |    <0.001 |
|                         rdpp1_inst                                                                  |    <0.001 |
|                         wrp_inst                                                                    |    <0.001 |
|                         wrpp1_inst                                                                  |    <0.001 |
|                         xpm_fifo_rst_inst                                                           |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                   I_TSTRB_FIFO                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                         DYNSHREG_F_I                                                                |    <0.001 |
|                   SLICE_INSERTION                                                                   |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_ADDR_CNTL                                                                           |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_CMD_STATUS                                                                          |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|                 I_CMD_FIFO                                                                          |    <0.001 |
|               I_RESET                                                                               |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|               I_WR_DATA_CNTL                                                                        |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|           I_RST_MODULE                                                                              |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             REG_HRD_RST                                                                             |    <0.001 |
|             REG_HRD_RST_OUT                                                                         |    <0.001 |
|       axi_gpio_0                                                                                    |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|           gpio_core_1                                                                               |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|       axi_smc                                                                                       |     0.018 |
|         inst                                                                                        |     0.018 |
|           clk_map                                                                                   |    <0.001 |
|             psr_aclk                                                                                |    <0.001 |
|               U0                                                                                    |    <0.001 |
|                 EXT_LPF                                                                             |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 SEQ                                                                                 |    <0.001 |
|                   SEQ_COUNTER                                                                       |    <0.001 |
|           m00_exit_pipeline                                                                         |     0.005 |
|             m00_exit                                                                                |     0.005 |
|               inst                                                                                  |     0.005 |
|                 ar_reg                                                                              |    <0.001 |
|                 aw_reg                                                                              |    <0.001 |
|                 b_reg                                                                               |    <0.001 |
|                 exit_inst                                                                           |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[14].srl_nx1                                                            |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[1].srl_nx1                                                             |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 r_reg                                                                               |    <0.001 |
|                 splitter_inst                                                                       |     0.002 |
|                   gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                     USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                       USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                         gen_srls[0].srl_nx1                                                         |    <0.001 |
|                     USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                         gen_srls[0].srl_nx1                                                         |    <0.001 |
|                         gen_srls[1].srl_nx1                                                         |    <0.001 |
|                         gen_srls[2].srl_nx1                                                         |    <0.001 |
|                         gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                         gen_srls[0].srl_nx1                                                         |    <0.001 |
|                         gen_srls[1].srl_nx1                                                         |    <0.001 |
|                         gen_srls[2].srl_nx1                                                         |    <0.001 |
|                         gen_srls[3].srl_nx1                                                         |    <0.001 |
|                         gen_srls[4].srl_nx1                                                         |    <0.001 |
|                     USE_WRITE.write_data_inst                                                       |    <0.001 |
|                 w_reg                                                                               |    <0.001 |
|           m00_nodes                                                                                 |     0.005 |
|             m00_ar_node                                                                             |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|             m00_aw_node                                                                             |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|             m00_b_node                                                                              |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             m00_r_node                                                                              |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             m00_w_node                                                                              |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|           s00_entry_pipeline                                                                        |     0.002 |
|             s00_mmu                                                                                 |     0.001 |
|               inst                                                                                  |     0.001 |
|                 aw_reg_stall                                                                        |    <0.001 |
|                 aw_sreg                                                                             |    <0.001 |
|                 b_sreg                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 w_sreg                                                                              |    <0.001 |
|             s00_si_converter                                                                        |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 splitter_inst                                                                       |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|           s00_nodes                                                                                 |     0.003 |
|             s00_aw_node                                                                             |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_b_node                                                                              |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_w_node                                                                              |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                     inst_upsizer_target_pipeline                                                    |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           s01_entry_pipeline                                                                        |     0.002 |
|             s01_mmu                                                                                 |     0.002 |
|               inst                                                                                  |     0.002 |
|                 ar_reg_stall                                                                        |    <0.001 |
|                 ar_sreg                                                                             |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 r_sreg                                                                              |    <0.001 |
|             s01_si_converter                                                                        |    <0.001 |
|               inst                                                                                  |    <0.001 |
|           s01_nodes                                                                                 |     0.002 |
|             s01_ar_node                                                                             |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s01_r_node                                                                              |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           switchboards                                                                              |     0.001 |
|             ar_switchboard                                                                          |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|             aw_switchboard                                                                          |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|             b_switchboard                                                                           |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|             r_switchboard                                                                           |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|             w_switchboard                                                                           |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|       axi_uartlite_0                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|           UARTLITE_CORE_I                                                                           |    <0.001 |
|             BAUD_RATE_I                                                                             |    <0.001 |
|             UARTLITE_RX_I                                                                           |    <0.001 |
|               DELAY_16_I                                                                            |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             UARTLITE_TX_I                                                                           |    <0.001 |
|               MID_START_BIT_SRL16_I                                                                 |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|       axis_data_fifo_0                                                                              |     0.004 |
|         inst                                                                                        |     0.004 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                           |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                    |     0.004 |
|             inst_fifo_gen                                                                           |     0.004 |
|               gaxis_fifo.gaxisf.axisf                                                               |     0.004 |
|                 grf.rf                                                                              |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                     rd_pntr_cdc_inst                                                                |    <0.001 |
|                     wr_pntr_cdc_inst                                                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                     gr1.gr1_int.rfwft                                                               |    <0.001 |
|                     gr1.grdc2.rdc                                                                   |    <0.001 |
|                     gras.rsts                                                                       |    <0.001 |
|                       c0                                                                            |    <0.001 |
|                       c1                                                                            |    <0.001 |
|                     rpntr                                                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                          |     0.001 |
|                     gwas.gwdc1.wdcext                                                               |     0.001 |
|                     gwas.wsts                                                                       |    <0.001 |
|                       c1                                                                            |    <0.001 |
|                       c2                                                                            |    <0.001 |
|                     wpntr                                                                           |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                             |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                        |     0.002 |
|                       inst_blk_mem_gen                                                              |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                           valid.cstr                                                                |     0.002 |
|                             ramloop[0].ram.r                                                        |    <0.001 |
|                               prim_noinit.ram                                                       |    <0.001 |
|                             ramloop[1].ram.r                                                        |    <0.001 |
|                               prim_noinit.ram                                                       |    <0.001 |
|                             ramloop[2].ram.r                                                        |    <0.001 |
|                               prim_noinit.ram                                                       |    <0.001 |
|                   rstblk                                                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                    |    <0.001 |
|       axis_switch_0                                                                                 |    <0.001 |
|         inst                                                                                        |    <0.001 |
|           gen_decoder[0].axisc_decoder_0                                                            |    <0.001 |
|           gen_decoder[1].axisc_decoder_0                                                            |    <0.001 |
|           gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter                       |    <0.001 |
|             gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0                           |    <0.001 |
|           gen_transfer_mux[0].axisc_transfer_mux_0                                                  |    <0.001 |
|             gen_tdest_router.axisc_arb_responder                                                    |    <0.001 |
|       processing_system7_0                                                                          |     1.579 |
|         inst                                                                                        |     1.579 |
|       ps7_0_axi_periph                                                                              |     0.005 |
|         s00_couplers                                                                                |     0.004 |
|           auto_pc                                                                                   |     0.004 |
|             inst                                                                                    |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.004 |
|                 RD.ar_channel_0                                                                     |    <0.001 |
|                   ar_cmd_fsm_0                                                                      |    <0.001 |
|                   cmd_translator_0                                                                  |    <0.001 |
|                     incr_cmd_0                                                                      |    <0.001 |
|                     wrap_cmd_0                                                                      |    <0.001 |
|                 RD.r_channel_0                                                                      |    <0.001 |
|                   rd_data_fifo_0                                                                    |    <0.001 |
|                   transaction_fifo_0                                                                |    <0.001 |
|                 SI_REG                                                                              |     0.001 |
|                   ar.ar_pipe                                                                        |    <0.001 |
|                   aw.aw_pipe                                                                        |    <0.001 |
|                   b.b_pipe                                                                          |    <0.001 |
|                   r.r_pipe                                                                          |    <0.001 |
|                 WR.aw_channel_0                                                                     |    <0.001 |
|                   aw_cmd_fsm_0                                                                      |    <0.001 |
|                   cmd_translator_0                                                                  |    <0.001 |
|                     incr_cmd_0                                                                      |    <0.001 |
|                     wrap_cmd_0                                                                      |    <0.001 |
|                 WR.b_channel_0                                                                      |    <0.001 |
|                   bid_fifo_0                                                                        |    <0.001 |
|                   bresp_fifo_0                                                                      |    <0.001 |
|         xbar                                                                                        |    <0.001 |
|           inst                                                                                      |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|       rst_ps7_0_100M                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       rst_ps7_0_100M_1                                                                              |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       system_ila_0                                                                                  |     0.007 |
|         inst                                                                                        |     0.007 |
|           g_inst                                                                                    |     0.000 |
|           ila_lib                                                                                   |     0.007 |
|             inst                                                                                    |     0.007 |
|               ila_core_inst                                                                         |     0.007 |
|                 ila_trace_memory_inst                                                               |     0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                          |     0.001 |
|                     inst_blk_mem_gen                                                                |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.001 |
|                         valid.cstr                                                                  |     0.001 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                           ramloop[1].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 u_ila_cap_ctrl                                                                      |    <0.001 |
|                   U_CDONE                                                                           |    <0.001 |
|                   U_NS0                                                                             |    <0.001 |
|                   U_NS1                                                                             |    <0.001 |
|                   u_cap_addrgen                                                                     |    <0.001 |
|                     U_CMPRESET                                                                      |    <0.001 |
|                     u_cap_sample_counter                                                            |    <0.001 |
|                       U_SCE                                                                         |    <0.001 |
|                       U_SCMPCE                                                                      |    <0.001 |
|                       U_SCRST                                                                       |    <0.001 |
|                       u_scnt_cmp                                                                    |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                     u_cap_window_counter                                                            |    <0.001 |
|                       U_WCE                                                                         |    <0.001 |
|                       U_WHCMPCE                                                                     |    <0.001 |
|                       U_WLCMPCE                                                                     |    <0.001 |
|                       u_wcnt_hcmp                                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                       u_wcnt_lcmp                                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                 u_ila_regs                                                                          |     0.004 |
|                   MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                              |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                              |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                              |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                              |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                   U_XSDB_SLAVE                                                                      |     0.001 |
|                   reg_15                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_16                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_17                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_18                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_19                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_1a                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_6                                                                             |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_7                                                                             |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_8                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_80                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_81                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_82                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_83                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_84                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_85                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_887                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_88d                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_890                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_9                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_srl_fff                                                                       |    <0.001 |
|                   reg_stream_ffd                                                                    |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_stream_ffe                                                                    |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 u_ila_reset_ctrl                                                                    |    <0.001 |
|                   arm_detection_inst                                                                |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                   halt_detection_inst                                                               |    <0.001 |
|                 u_trig                                                                              |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                       DUT                                                                           |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                           u_srlA                                                                    |    <0.001 |
|                           u_srlB                                                                    |    <0.001 |
|                           u_srlC                                                                    |    <0.001 |
|                           u_srlD                                                                    |    <0.001 |
|                   U_TM                                                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                 xsdb_memory_read_inst                                                               |    <0.001 |
|       system_ila_1                                                                                  |     0.006 |
|         inst                                                                                        |     0.006 |
|           ila_lib                                                                                   |     0.006 |
|             inst                                                                                    |     0.006 |
|               ila_core_inst                                                                         |     0.006 |
|                 ila_trace_memory_inst                                                               |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                          |    <0.001 |
|                     inst_blk_mem_gen                                                                |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                         valid.cstr                                                                  |    <0.001 |
|                           ramloop[0].ram.r                                                          |    <0.001 |
|                             prim_noinit.ram                                                         |    <0.001 |
|                 u_ila_cap_ctrl                                                                      |    <0.001 |
|                   U_CDONE                                                                           |    <0.001 |
|                   U_NS0                                                                             |    <0.001 |
|                   U_NS1                                                                             |    <0.001 |
|                   u_cap_addrgen                                                                     |    <0.001 |
|                     U_CMPRESET                                                                      |    <0.001 |
|                     u_cap_sample_counter                                                            |    <0.001 |
|                       U_SCE                                                                         |    <0.001 |
|                       U_SCMPCE                                                                      |    <0.001 |
|                       U_SCRST                                                                       |    <0.001 |
|                       u_scnt_cmp                                                                    |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                     u_cap_window_counter                                                            |    <0.001 |
|                       U_WCE                                                                         |    <0.001 |
|                       U_WHCMPCE                                                                     |    <0.001 |
|                       U_WLCMPCE                                                                     |    <0.001 |
|                       u_wcnt_hcmp                                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                       u_wcnt_lcmp                                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                           DUT                                                                       |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                               u_srlA                                                                |    <0.001 |
|                               u_srlB                                                                |    <0.001 |
|                               u_srlC                                                                |    <0.001 |
|                               u_srlD                                                                |    <0.001 |
|                 u_ila_regs                                                                          |     0.003 |
|                   MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                   U_XSDB_SLAVE                                                                      |     0.001 |
|                   reg_15                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_16                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_17                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_18                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_19                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_1a                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_6                                                                             |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_7                                                                             |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_8                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_80                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_81                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_82                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_83                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_84                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_85                                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_887                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_88d                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_890                                                                           |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_9                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                   reg_srl_fff                                                                       |    <0.001 |
|                   reg_stream_ffd                                                                    |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                   reg_stream_ffe                                                                    |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 u_ila_reset_ctrl                                                                    |    <0.001 |
|                   arm_detection_inst                                                                |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                   halt_detection_inst                                                               |    <0.001 |
|                 u_trig                                                                              |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                       DUT                                                                           |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                           u_srlA                                                                    |    <0.001 |
|                           u_srlB                                                                    |    <0.001 |
|                           u_srlC                                                                    |    <0.001 |
|                           u_srlD                                                                    |    <0.001 |
|                   U_TM                                                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                         DUT                                                                         |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                             u_srlA                                                                  |    <0.001 |
|                             u_srlB                                                                  |    <0.001 |
|                             u_srlC                                                                  |    <0.001 |
|                             u_srlD                                                                  |    <0.001 |
|                 xsdb_memory_read_inst                                                               |    <0.001 |
|       xlconcat_0                                                                                    |     0.000 |
|   u_ila_0                                                                                           |     0.018 |
|     inst                                                                                            |     0.018 |
|       ila_core_inst                                                                                 |     0.018 |
|         ila_trace_memory_inst                                                                       |     0.008 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                  |     0.008 |
|             inst_blk_mem_gen                                                                        |     0.008 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                  |     0.008 |
|                 valid.cstr                                                                          |     0.008 |
|                   ramloop[0].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[1].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[2].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[3].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[4].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[5].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|                   ramloop[6].ram.r                                                                  |     0.001 |
|                     prim_noinit.ram                                                                 |     0.001 |
|         u_ila_cap_ctrl                                                                              |    <0.001 |
|           U_CDONE                                                                                   |    <0.001 |
|           U_NS0                                                                                     |    <0.001 |
|           U_NS1                                                                                     |    <0.001 |
|           u_cap_addrgen                                                                             |    <0.001 |
|             U_CMPRESET                                                                              |    <0.001 |
|             u_cap_sample_counter                                                                    |    <0.001 |
|               U_SCE                                                                                 |    <0.001 |
|               U_SCMPCE                                                                              |    <0.001 |
|               U_SCRST                                                                               |    <0.001 |
|               u_scnt_cmp                                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|             u_cap_window_counter                                                                    |    <0.001 |
|               U_WCE                                                                                 |    <0.001 |
|               U_WHCMPCE                                                                             |    <0.001 |
|               U_WLCMPCE                                                                             |    <0.001 |
|               u_wcnt_hcmp                                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|               u_wcnt_lcmp                                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                       u_srlA                                                                        |    <0.001 |
|                       u_srlB                                                                        |    <0.001 |
|                       u_srlC                                                                        |    <0.001 |
|                       u_srlD                                                                        |    <0.001 |
|         u_ila_regs                                                                                  |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                      |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                      |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                      |    <0.001 |
|           U_XSDB_SLAVE                                                                              |     0.001 |
|           reg_15                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_16                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_17                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_18                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_19                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_1a                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_6                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_7                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_8                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           reg_80                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_81                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_82                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_83                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_84                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_85                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_887                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           reg_88d                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           reg_890                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           reg_9                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           reg_srl_fff                                                                               |    <0.001 |
|           reg_stream_ffd                                                                            |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|           reg_stream_ffe                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|         u_ila_reset_ctrl                                                                            |    <0.001 |
|           arm_detection_inst                                                                        |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                               |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                               |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                              |    <0.001 |
|           halt_detection_inst                                                                       |    <0.001 |
|         u_trig                                                                                      |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                            |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|               DUT                                                                                   |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                   u_srlA                                                                            |    <0.001 |
|                   u_srlB                                                                            |    <0.001 |
|                   u_srlC                                                                            |    <0.001 |
|                   u_srlD                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                   u_srlA                                                                            |    <0.001 |
|                   u_srlB                                                                            |    <0.001 |
|                   u_srlC                                                                            |    <0.001 |
|                   u_srlD                                                                            |    <0.001 |
|           U_TM                                                                                      |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                     u_srlA                                                                          |    <0.001 |
|                     u_srlB                                                                          |    <0.001 |
|                     u_srlC                                                                          |    <0.001 |
|                     u_srlD                                                                          |    <0.001 |
|         xsdb_memory_read_inst                                                                       |    <0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


