Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 20:19:32 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 20:19:32 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_1_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 20:19:32 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 19:11:26 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_1_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 19:11:26 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 20 19:07:47 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'.


-Upgrade has added interface 'BRAM1_PORT_B' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 'en_fqmul'

-Upgrade has added port 'bram_write_addrb'

-Upgrade has added port 'bram_write_dib'

-Upgrade has added port 'bram_write_dob'

-Upgrade has added port 'bram_write_enb'

-Upgrade has added port 'bram_write_web'

-Upgrade has added port 'data0_from_barrett'

-Upgrade has added port 'data0_to_barrett'

-Upgrade has added port 'data1_from_barrett'

-Upgrade has added port 'data1_to_barrett'

-Upgrade has added port 'en_dsm'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_1_0 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_4'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_0_4 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_3'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_0_3 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_2'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_0_2 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_1'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_0_1 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:47:15 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_montgomery_reduction_0_0 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:20:45 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 14:54:43 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 'coeff_from_fqmull'

-Upgrade has added port 'coeff_from_fqmul1'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 08:33:21 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'.


-Upgrade has added interface 'BRAM0_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM0_PORT_B' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM1_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 'data_in_0'

-Upgrade has removed port 'data_in_1'

-Upgrade has removed port 'data_out'

-Upgrade has removed port 'enable_in_0'

-Upgrade has removed port 'enable_in_1'

-Upgrade has added port 'aresetn'

-Upgrade has added port 'bram_read_addra'

-Upgrade has added port 'bram_read_addrb'

-Upgrade has added port 'bram_read_dia'

-Upgrade has added port 'bram_read_dib'

-Upgrade has added port 'bram_read_doa'

-Upgrade has added port 'bram_read_dob'

-Upgrade has added port 'bram_read_ena'

-Upgrade has added port 'bram_read_enb'

-Upgrade has added port 'bram_read_wea'

-Upgrade has added port 'bram_read_web'

-Upgrade has added port 'bram_write_addra'

-Upgrade has added port 'bram_write_dia'

-Upgrade has added port 'bram_write_doa'

-Upgrade has added port 'bram_write_ena'

-Upgrade has added port 'bram_write_wea'

-Upgrade has added port 'busy'

-Upgrade has added port 'coeff0_to_fqmul0'

-Upgrade has added port 'coeff0_to_fqmul1'

-Upgrade has added port 'coeff0_to_fqmul2'

-Upgrade has added port 'coeff0_to_fqmul3'

-Upgrade has added port 'coeff0_to_fqmul4'

-Upgrade has added port 'coeff0_to_fqmul5'

-Upgrade has added port 'coeff1_to_fqmul0'

-Upgrade has added port 'coeff1_to_fqmul1'

-Upgrade has added port 'coeff1_to_fqmul2'

-Upgrade has added port 'coeff1_to_fqmul3'

-Upgrade has added port 'coeff1_to_fqmul4'

-Upgrade has added port 'coeff1_to_fqmul5'

-Upgrade has added port 'coeff_from_fqmul0'

-Upgrade has added port 'coeff_from_fqmul2'

-Upgrade has added port 'coeff_from_fqmul3'

-Upgrade has added port 'coeff_from_fqmul4'

-Upgrade has added port 'coeff_from_fqmul5'

-Upgrade has added port 'coeff_from_fqmull'

-Upgrade has added port 'en_fqmul'

-Upgrade has added port 'kyber_k'

-Upgrade has added port 'start'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 08:32:45 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'.


-Upgrade has removed interface 'BRAM0_PORT_A'

-Upgrade has removed interface 'BRAM0_PORT_B'

-Upgrade has removed interface 'BRAM1_PORT_A'

-Upgrade has removed interface 'aresetn'

-Upgrade has removed interface 'clk'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 'aresetn'

-Upgrade has removed port 'bram_read_addra'

-Upgrade has removed port 'bram_read_addrb'

-Upgrade has removed port 'bram_read_dia'

-Upgrade has removed port 'bram_read_dib'

-Upgrade has removed port 'bram_read_doa'

-Upgrade has removed port 'bram_read_dob'

-Upgrade has removed port 'bram_read_ena'

-Upgrade has removed port 'bram_read_enb'

-Upgrade has removed port 'bram_read_wea'

-Upgrade has removed port 'bram_read_web'

-Upgrade has removed port 'bram_write_addra'

-Upgrade has removed port 'bram_write_dia'

-Upgrade has removed port 'bram_write_doa'

-Upgrade has removed port 'bram_write_ena'

-Upgrade has removed port 'bram_write_wea'

-Upgrade has removed port 'busy'

-Upgrade has removed port 'coeff0_from_fqmul'

-Upgrade has removed port 'coeff0_to_fqmul0'

-Upgrade has removed port 'coeff0_to_fqmul1'

-Upgrade has removed port 'coeff1_from_fqmul'

-Upgrade has removed port 'coeff1_to_fqmul0'

-Upgrade has removed port 'coeff1_to_fqmul1'

-Upgrade has removed port 'en_fqmul'

-Upgrade has removed port 'kyber_k'

-Upgrade has removed port 'start'

-Upgrade has added port 'data_in_0'

-Upgrade has added port 'data_in_1'

-Upgrade has added port 'data_out'

-Upgrade has added port 'enable_in_0'

-Upgrade has added port 'enable_in_1'


4. Customization warnings
-------------------------

Parameter 'ADDR_WIDTH' is no longer present on the upgraded IP 'kyberBD_polyvec_basemul_acc_0_1', and cannot be set to '11'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 -user_name kyberBD_polyvec_basemul_acc_0_1
set_property -dict "\
  CONFIG.Component_Name {kyberBD_polyvec_basemul_acc_0_1} \
  CONFIG.DATA_WIDTH {32} " [get_ips kyberBD_polyvec_basemul_acc_0_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 15:38:51 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

SUCCESS in the conversion of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 14:47:12 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 14:47:12 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

SUCCESS in the conversion of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 13:50:20 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 'coeff0_to_fqmul'

-Upgrade has removed port 'coeff1_to_fqmul'

-Upgrade has added port 'coeff0_to_fqmul0'

-Upgrade has added port 'coeff0_to_fqmul1'

-Upgrade has added port 'coeff1_to_fqmul0'

-Upgrade has added port 'coeff1_to_fqmul1'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 13:48:47 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_basemul_acc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_basemul_acc_0_1 (xilinx.com:user:polyvec_basemul_acc_montgomery:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'BRAM0_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM0_PORT_B' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM1_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_basemul_acc_0_1'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'aresetn'

-Upgrade has added port 'bram_read_addra'

-Upgrade has added port 'bram_read_addrb'

-Upgrade has added port 'bram_read_dia'

-Upgrade has added port 'bram_read_dib'

-Upgrade has added port 'bram_read_doa'

-Upgrade has added port 'bram_read_dob'

-Upgrade has added port 'bram_read_ena'

-Upgrade has added port 'bram_read_enb'

-Upgrade has added port 'bram_read_wea'

-Upgrade has added port 'bram_read_web'

-Upgrade has added port 'bram_write_addra'

-Upgrade has added port 'bram_write_dia'

-Upgrade has added port 'bram_write_doa'

-Upgrade has added port 'bram_write_ena'

-Upgrade has added port 'bram_write_wea'

-Upgrade has added port 'busy'

-Upgrade has added port 'clk'

-Upgrade has added port 'coeff0_from_fqmul'

-Upgrade has added port 'coeff0_to_fqmul'

-Upgrade has added port 'coeff1_from_fqmul'

-Upgrade has added port 'coeff1_to_fqmul'

-Upgrade has added port 'en_fqmul'

-Upgrade has added port 'kyber_k'

-Upgrade has added port 'start'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'kyberBD_polyvec_basemul_acc_0_1', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'kyberBD_polyvec_basemul_acc_0_1', and cannot be set to '4'

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'kyberBD_polyvec_basemul_acc_0_1', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'kyberBD_polyvec_basemul_acc_0_1', and cannot be set to '0x00000000'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 -user_name kyberBD_polyvec_basemul_acc_0_1
set_property -dict "\
  CONFIG.Component_Name {kyberBD_polyvec_basemul_acc_0_1} " [get_ips kyberBD_polyvec_basemul_acc_0_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 18 11:42:55 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 23) to (Rev. 24)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_dual_bram_0_0'.


-Upgrade has removed interface 'BRAM_PORT_A'

-Upgrade has removed interface 'BRAM_PORT_B'

-Upgrade has added interface 'BRAM0_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM0_PORT_B' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM1_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM1_PORT_B' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_dual_bram_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_addr_bram'

-Upgrade has removed port 's00_di_bram'

-Upgrade has removed port 's00_do_bram'

-Upgrade has removed port 's00_en_bram'

-Upgrade has removed port 's00_we_bram'

-Upgrade has removed port 's01_addr_bram'

-Upgrade has removed port 's01_di_bram'

-Upgrade has removed port 's01_do_bram'

-Upgrade has removed port 's01_en_bram'

-Upgrade has removed port 's01_we_bram'

-Upgrade has added port 's00_addra_bram'

-Upgrade has added port 's00_addrb_bram'

-Upgrade has added port 's00_dia_bram'

-Upgrade has added port 's00_dib_bram'

-Upgrade has added port 's00_doa_bram'

-Upgrade has added port 's00_dob_bram'

-Upgrade has added port 's00_ena_bram'

-Upgrade has added port 's00_enb_bram'

-Upgrade has added port 's00_wea_bram'

-Upgrade has added port 's00_web_bram'

-Upgrade has added port 's01_addra_bram'

-Upgrade has added port 's01_addrb_bram'

-Upgrade has added port 's01_dia_bram'

-Upgrade has added port 's01_dib_bram'

-Upgrade has added port 's01_doa_bram'

-Upgrade has added port 's01_dob_bram'

-Upgrade has added port 's01_ena_bram'

-Upgrade has added port 's01_enb_bram'

-Upgrade has added port 's01_wea_bram'

-Upgrade has added port 's01_web_bram'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:54:12 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_poly_tomont_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_poly_tomont_0_0 (xilinx.com:user:poly_tomont:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:54:12 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_montgomery_reduction_1_0 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 3) to (Rev. 4)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_montgomery_reduction_1_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:54:12 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_montgomery_reduction_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_montgomery_reduction_0_0 (xilinx.com:user:montgomery_reduction:1.0) from (Rev. 3) to (Rev. 4)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_montgomery_reduction_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:11:26 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:11:26 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_1_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 7) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:11:26 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 7) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:10:59 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:10:59 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_1_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 16:10:59 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 15:01:42 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_1_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 15:01:42 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_poly_tomont_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_poly_tomont_0_0 (xilinx.com:user:poly_tomont:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_double_signal_multip_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_double_signal_multip_3_0 (xilinx.com:user:double_signal_multiplexer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_double_signal_multip_3_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_double_signal_multip_3_0'. These changes may impact your design.


-Upgrade has added port 'clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_double_signal_multip_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_double_signal_multip_2_0 (xilinx.com:user:double_signal_multiplexer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_double_signal_multip_2_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_double_signal_multip_2_0'. These changes may impact your design.


-Upgrade has added port 'clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_double_signal_multip_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_double_signal_multip_1_0 (xilinx.com:user:double_signal_multiplexer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_double_signal_multip_1_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_double_signal_multip_1_0'. These changes may impact your design.


-Upgrade has added port 'clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 16 10:41:31 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_double_signal_multip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_double_signal_multip_0_0 (xilinx.com:user:double_signal_multiplexer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_double_signal_multip_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_double_signal_multip_0_0'. These changes may impact your design.


-Upgrade has added port 'clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 20:01:47 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_polyvec_reduce_0_0'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'BRAM_PORT_A' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORT_B' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_polyvec_reduce_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'aresetn'

-Upgrade has added port 'bram_addra'

-Upgrade has added port 'bram_addrb'

-Upgrade has added port 'bram_dia'

-Upgrade has added port 'bram_dib'

-Upgrade has added port 'bram_doa'

-Upgrade has added port 'bram_dob'

-Upgrade has added port 'bram_ena'

-Upgrade has added port 'bram_enb'

-Upgrade has added port 'bram_wea'

-Upgrade has added port 'bram_web'

-Upgrade has added port 'busy'

-Upgrade has added port 'clk'

-Upgrade has added port 'di_lower_barrett'

-Upgrade has added port 'di_upper_barrett'

-Upgrade has added port 'do_lower_barrett'

-Upgrade has added port 'do_upper_barrett'

-Upgrade has added port 'en_lower_barrett'

-Upgrade has added port 'en_upper_barrett'

-Upgrade has added port 'kyber_k'

-Upgrade has added port 'start'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'kyberBD_polyvec_reduce_0_0', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'kyberBD_polyvec_reduce_0_0', and cannot be set to '4'

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'kyberBD_polyvec_reduce_0_0', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'kyberBD_polyvec_reduce_0_0', and cannot be set to '0x00000000'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:polyvec_reduce:1.0 -user_name kyberBD_polyvec_reduce_0_0
set_property -dict "\
  CONFIG.Component_Name {kyberBD_polyvec_reduce_0_0} " [get_ips kyberBD_polyvec_reduce_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 19:14:53 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 19:10:10 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barrett_reduce_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_barrett_reduce_0_0 (xilinx.com:user:barrett_reduce:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_barrett_reduce_0_0'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_barrett_reduce_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'clk'

-Upgrade has added port 'data_in'

-Upgrade has added port 'data_out'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'kyberBD_barrett_reduce_0_0', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'kyberBD_barrett_reduce_0_0', and cannot be set to '4'

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'kyberBD_barrett_reduce_0_0', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'kyberBD_barrett_reduce_0_0', and cannot be set to '0x00000000'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:barrett_reduce:1.0 -user_name kyberBD_barrett_reduce_0_0
set_property -dict "\
  CONFIG.Component_Name {kyberBD_barrett_reduce_0_0} " [get_ips kyberBD_barrett_reduce_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 19:09:49 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_polyvec_reduce_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_polyvec_reduce_0_0 (xilinx.com:user:polyvec_reduce:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 18:14:29 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_poly_tomont_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_poly_tomont_0_0 (xilinx.com:user:poly_tomont:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 18:14:29 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 18:14:29 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_bram_port_selector_1_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_bram_port_selector_1_0 (xilinx.com:user:bram_port_selector:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 18:14:29 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_bram_port_selector_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_bram_port_selector_0_0 (xilinx.com:user:bram_port_selector:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 16:08:03 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_barret_reduce_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_barret_reduce_0_0 (xilinx.com:user:barret_reduce:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'kyberBD_barret_reduce_0_0'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_barret_reduce_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'clk'

-Upgrade has added port 'data_in'

-Upgrade has added port 'data_out'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'kyberBD_barret_reduce_0_0', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'kyberBD_barret_reduce_0_0', and cannot be set to '4'

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'kyberBD_barret_reduce_0_0', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'kyberBD_barret_reduce_0_0', and cannot be set to '0x00000000'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:barret_reduce:1.0 -user_name kyberBD_barret_reduce_0_0
set_property -dict "\
  CONFIG.Component_Name {kyberBD_barret_reduce_0_0} " [get_ips kyberBD_barret_reduce_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 14:29:46 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_poly_tomont_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_poly_tomont_0_0 (xilinx.com:user:poly_tomont:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 14 19:55:25 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 14 19:50:40 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 14 18:14:10 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 19) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'kyberBD_dual_bram_0_0'. These changes may impact your design.


-Upgraded port 's00_addr_bram' width 10 differs from original width 2

-Upgraded port 's00_axi_araddr' width 12 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 12 differs from original width 4

-Upgraded port 's01_addr_bram' width 10 differs from original width 2

-Upgraded port 's01_axi_araddr' width 12 differs from original width 4

-Upgraded port 's01_axi_awaddr' width 12 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '12' to '4' has been ignored for IP 'kyberBD_dual_bram_0_0'

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '12' to '4' has been ignored for IP 'kyberBD_dual_bram_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:dual_bram:1.0 -user_name kyberBD_dual_bram_0_0
set_property -dict "\
  CONFIG.BRAM_PORT_A.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORT_A.MEM_ECC {NONE} \
  CONFIG.BRAM_PORT_A.MEM_SIZE {8192} \
  CONFIG.BRAM_PORT_A.MEM_WIDTH {32} \
  CONFIG.BRAM_PORT_A.READ_LATENCY {1} \
  CONFIG.BRAM_PORT_A.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORT_B.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORT_B.MEM_ECC {NONE} \
  CONFIG.BRAM_PORT_B.MEM_SIZE {8192} \
  CONFIG.BRAM_PORT_B.MEM_WIDTH {32} \
  CONFIG.BRAM_PORT_B.READ_LATENCY {1} \
  CONFIG.BRAM_PORT_B.READ_WRITE_MODE {} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {kyberBD_dual_bram_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {kyberBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {kyberBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {4} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {kyberBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {kyberBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips kyberBD_dual_bram_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 14 14:56:28 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_poly_tomont_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_poly_tomont_0_0 (xilinx.com:user:poly_tomont:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:59:02 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 16) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:52:06 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:48:27 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:25:40 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:25:17 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 20:14:04 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 19:59:54 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 19:40:20 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 19:39:58 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 19:19:18 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 19:18:40 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 17:44:00 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 17:39:01 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the conversion of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 17:14:21 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'kyberBD_dual_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of kyberBD_dual_bram_0_0 (xilinx.com:user:dual_bram:1.0) from (Rev. 7) to (Rev. 8)

