---
title: "TinyChip"
summary: "Duration: September 2023 - December 2023 | Github: **(https://github.com/AshwinKTyagi/TinyChip)**"
date:  2024-01-05T20:48:26-08:00
# weight: 1
aliases: ["/tinychip"]
tags: ["Projects", "TinyChip"]
author: "Me"
# author: ["Me", "You"] # multiple authors
showToc: false
TocOpen: false
draft: false
hidemeta: true
comments: false
description: "Duration: September 2023 - December 2023 | Github: **(https://github.com/AshwinKTyagi/TinyChip)**"
canonicalURL: "https://canonical.url/to/Projects/TinyChip"
disableHLJS: false # to disable highlightjs
disableShare: false
disableHLJS: true
hideSummary: false
searchHidden: true
ShowReadingTime: false
ShowBreadCrumbs: false
ShowPostNavLinks: false
ShowWordCount: false
ShowRssButtonInSectionTermList: false
UseHugoToc: false
cover:
    image: "<image path/url>" # image path/url
    alt: "<alt text>" # alt text
    caption: "<text>" # display caption under cover
    relative: false # when using page bundles set this to true
    hidden: true # only hide on current single page
editPost:
    URL: "https://github.com/AshwinKTyagi/AshwinKTyagi.github.io/tree/main/content"
    Text: "Suggest Changes" # edit text
    appendFilePath: true # to append file path to Edit link
---

Partnered with a team member to design and implement a microprocessor with a MIPS-like architecture using SystemVerilog 
Developed SystemVerilog code for the microprocessor, focusing on the implementation of combinational logic to achieve one instruction per clock cycle
Successfully implemented and tested the microprocessor, showcasing its functionality and efficiency in processing custom assembly code.