INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/design_sources/my_packages/ieee_2008/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/design_sources/my_packages/ieee_2008/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/design_sources/my_packages/my_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/design_sources/mod_m_up_dn_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_m_up_dn_count'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/design_sources/my_packages/my_package-body.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW01_VSim_Tutorial_Bielawski/mod_m_up_dn_count/simulation_sources/mod_m_up_dn_count_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_m_up_dn_count_tb'
