// Seed: 979909516
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri id_3;
  assign id_3 = 1;
  tri  id_4 = 1'd0, id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = id_2;
  module_0(
      id_4, id_1
  );
endmodule
