	#HD: Parsing log file "./Synth/sortdemo_hwt0/create_project.log":


	#HD: Parsing log file "./Synth/sortdemo_hwt0/design_1_slot_0_0_synth_design.rds":


	#HD: Parsing log file "./Synth/sortdemo_hwt0/temp.log":


	#HD: Parsing log file "./Synth/sortdemo_hwt0/temp.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt0/create_project.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt0/design_1_slot_0_0_synth_design.rds":


	#HD: Parsing log file "./Synth/matrixmul_hwt0/temp.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt0/temp.log":


	#HD: Parsing log file "./Synth/sortdemo_hwt1/create_project.log":


	#HD: Parsing log file "./Synth/sortdemo_hwt1/design_1_slot_1_0_synth_design.rds":


	#HD: Parsing log file "./Synth/sortdemo_hwt1/temp.log":


	#HD: Parsing log file "./Synth/sortdemo_hwt1/temp.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt1/create_project.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt1/design_1_slot_1_0_synth_design.rds":


	#HD: Parsing log file "./Synth/matrixmul_hwt1/temp.log":


	#HD: Parsing log file "./Synth/matrixmul_hwt1/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/create_project.log":


	#HD: Parsing log file "./Implement/config_sortdemo/design_1_wrapper_link_design.log":
	CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_0_0' instantiated as 'design_1_i/slot_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4199]
	CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_1_0' instantiated as 'design_1_i/slot_1' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4218]


	#HD: Parsing log file "./Implement/config_sortdemo/read_checkpoint_sortdemo_hwt0_slot_0.log":


	#HD: Parsing log file "./Implement/config_sortdemo/read_checkpoint_sortdemo_hwt1_slot_1.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/reports/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/reports/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/design_1_wrapper_opt_design.log":
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/design_1_wrapper_place_design.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/design_1_wrapper_phys_opt_design.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/design_1_wrapper_route_design.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/reports/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/reports/design_1_wrapper_design_status.rpt":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/carve_slot_0.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_sortdemo/carve_slot_1.log":


	#HD: Parsing log file "./Implement/config_sortdemo/lock_design_design_1_wrapper.log":


	#HD: Parsing log file "./Implement/config_sortdemo/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/create_project.log":


	#HD: Parsing log file "./Implement/config_matrixmul/design_1_wrapper_link_design.log":
	CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_0_0_bb' instantiated as 'design_1_i/slot_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4199]
	CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_1_0_bb' instantiated as 'design_1_i/slot_1' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4218]


	#HD: Parsing log file "./Implement/config_matrixmul/read_checkpoint_matrixmul_hwt0_slot_0.log":


	#HD: Parsing log file "./Implement/config_matrixmul/read_checkpoint_matrixmul_hwt1_slot_1.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/reports/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/reports/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/design_1_wrapper_opt_design.log":
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[74], DEBUG[50], DEBUG[49], DEBUG[48], DEBUG[47], DEBUG[105], DEBUG[106], DEBUG[80], DEBUG[68], DEBUG[97], DEBUG[70], DEBUG[46], DEBUG[45], DEBUG[44], DEBUG[43], DEBUG[42], DEBUG[41], DEBUG[40], DEBUG[39], DEBUG[38], DEBUG[107], DEBUG[37], DEBUG[65], DEBUG[36], DEBUG[35], DEBUG[34], DEBUG[33], DEBUG[32], DEBUG[31], DEBUG[30], DEBUG[29], DEBUG[28], DEBUG[27], DEBUG[26], DEBUG[25], DEBUG[108], DEBUG[55], DEBUG[24], DEBUG[23], DEBUG[22], DEBUG[21], DEBUG[20], DEBUG[19], DEBUG[18], DEBUG[17], DEBUG[16], DEBUG[15], DEBUG[14], DEBUG[13], DEBUG[56], DEBUG[12], DEBUG[11], DEBUG[109], DEBUG[10], DEBUG[9], DEBUG[8], DEBUG[7], DEBUG[6], DEBUG[5], DEBUG[4], DEBUG[3], DEBUG[2], DEBUG[1], DEBUG[77], DEBUG[110], DEBUG[0], DEBUG[103], DEBUG[71], DEBUG[57], DEBUG[91], DEBUG[86], DEBUG[75], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[76], DEBUG[72], DEBUG[82], DEBUG[62], DEBUG[73], DEBUG[83], DEBUG[94], DEBUG[92], DEBUG[66], DEBUG[54], DEBUG[69], DEBUG[78], DEBUG[84], DEBUG[88], DEBUG[101], DEBUG[99], DEBUG[98], DEBUG[93], DEBUG[51], DEBUG[89], DEBUG[52], DEBUG[85], DEBUG[63], DEBUG[79], DEBUG[67], DEBUG[100], DEBUG[61], DEBUG[53], DEBUG[95], DEBUG[64], DEBUG[102], DEBUG[96], DEBUG[87], DEBUG[90], DEBUG[81], and DEBUG[104]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[4], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[58], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[62], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[60], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[2], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[61], DEBUG[29], DEBUG[68], DEBUG[30], DEBUG[0], DEBUG[63], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[1], DEBUG[59], DEBUG[36], DEBUG[38], DEBUG[39], DEBUG[65], DEBUG[40], DEBUG[37], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[69], DEBUG[70], DEBUG[72], DEBUG[71], DEBUG[45], DEBUG[64], DEBUG[46], DEBUG[47], DEBUG[67], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[66], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[74], DEBUG[93], DEBUG[110], DEBUG[95], DEBUG[97], DEBUG[96], DEBUG[90], DEBUG[92], DEBUG[83], DEBUG[104], DEBUG[94], DEBUG[101], DEBUG[100], DEBUG[82], DEBUG[108], DEBUG[84], DEBUG[106], DEBUG[91], DEBUG[73], DEBUG[98], DEBUG[87], DEBUG[85], DEBUG[103], DEBUG[80], DEBUG[109], DEBUG[89], DEBUG[79], DEBUG[75], DEBUG[107], DEBUG[99], DEBUG[78], DEBUG[77], DEBUG[76], DEBUG[81], DEBUG[105], DEBUG[86], DEBUG[88], and DEBUG[102]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[74], DEBUG[50], DEBUG[49], DEBUG[48], DEBUG[47], DEBUG[105], DEBUG[106], DEBUG[80], DEBUG[68], DEBUG[97], DEBUG[70], DEBUG[46], DEBUG[45], DEBUG[44], DEBUG[43], DEBUG[42], DEBUG[41], DEBUG[40], DEBUG[39], DEBUG[38], DEBUG[107], DEBUG[37], DEBUG[65], DEBUG[36], DEBUG[35], DEBUG[34], DEBUG[33], DEBUG[32], DEBUG[31], DEBUG[30], DEBUG[29], DEBUG[28], DEBUG[27], DEBUG[26], DEBUG[25], DEBUG[108], DEBUG[55], DEBUG[24], DEBUG[23], DEBUG[22], DEBUG[21], DEBUG[20], DEBUG[19], DEBUG[18], DEBUG[17], DEBUG[16], DEBUG[15], DEBUG[14], DEBUG[13], DEBUG[56], DEBUG[12], DEBUG[11], DEBUG[109], DEBUG[10], DEBUG[9], DEBUG[8], DEBUG[7], DEBUG[6], DEBUG[5], DEBUG[4], DEBUG[3], DEBUG[2], DEBUG[1], DEBUG[77], DEBUG[110], DEBUG[0], DEBUG[103], DEBUG[71], DEBUG[57], DEBUG[91], DEBUG[86], DEBUG[75], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[76], DEBUG[72], DEBUG[82], DEBUG[62], DEBUG[73], DEBUG[83], DEBUG[94], DEBUG[92], DEBUG[66], DEBUG[54], DEBUG[69], DEBUG[78], DEBUG[84], DEBUG[88], DEBUG[101], DEBUG[99], DEBUG[98], DEBUG[93], DEBUG[51], DEBUG[89], DEBUG[52], DEBUG[85], DEBUG[63], DEBUG[79], DEBUG[67], DEBUG[100], DEBUG[61], DEBUG[53], DEBUG[95], DEBUG[64], DEBUG[102], DEBUG[96], DEBUG[87], DEBUG[90], DEBUG[81], and DEBUG[104]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
	CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[4], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[58], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[62], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[60], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[2], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[61], DEBUG[29], DEBUG[68], DEBUG[30], DEBUG[0], DEBUG[63], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[1], DEBUG[59], DEBUG[36], DEBUG[38], DEBUG[39], DEBUG[65], DEBUG[40], DEBUG[37], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[69], DEBUG[70], DEBUG[72], DEBUG[71], DEBUG[45], DEBUG[64], DEBUG[46], DEBUG[47], DEBUG[67], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[66], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[74], DEBUG[93], DEBUG[110], DEBUG[95], DEBUG[97], DEBUG[96], DEBUG[90], DEBUG[92], DEBUG[83], DEBUG[104], DEBUG[94], DEBUG[101], DEBUG[100], DEBUG[82], DEBUG[108], DEBUG[84], DEBUG[106], DEBUG[91], DEBUG[73], DEBUG[98], DEBUG[87], DEBUG[85], DEBUG[103], DEBUG[80], DEBUG[109], DEBUG[89], DEBUG[79], DEBUG[75], DEBUG[107], DEBUG[99], DEBUG[78], DEBUG[77], DEBUG[76], DEBUG[81], DEBUG[105], DEBUG[86], DEBUG[88], and DEBUG[102]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/design_1_wrapper_place_design.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/design_1_wrapper_phys_opt_design.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/design_1_wrapper_route_design.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/reports/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/reports/design_1_wrapper_design_status.rpt":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "./Implement/config_matrixmul/temp.log":


	#HD: Parsing log file "pr_verify_results.log":


	#HD: Parsing log file "./Bitstreams/open_checkpoint_config_sortdemo.log":


	#HD: Parsing log file "./Bitstreams/config_sortdemo.log":


	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_sortdemo_sortdemo_hwt0_pcap.log":


	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_sortdemo_sortdemo_hwt1_pcap.log":


	#HD: Parsing log file "./Bitstreams/temp.log":


	#HD: Parsing log file "./Bitstreams/open_checkpoint_config_matrixmul.log":


	#HD: Parsing log file "./Bitstreams/config_matrixmul.log":


	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_matrixmul_matrixmul_hwt0_pcap.log":


	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_matrixmul_matrixmul_hwt1_pcap.log":


	#HD: Parsing log file "./Bitstreams/temp.log":


