# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs_valid

.latch        n82 Memory[0][0]  2
.latch        n87 Memory[0][1]  2
.latch        n92 Memory[0][2]  2
.latch        n97 Memory[0][3]  2
.latch       n102 Memory[0][4]  2
.latch       n107 Memory[0][5]  2
.latch       n112 Memory[0][6]  2
.latch       n117 Memory[0][7]  2
.latch       n122 Memory[0][8]  2
.latch       n127 Memory[0][9]  2
.latch       n132 Memory[0][10]  2
.latch       n137 Memory[0][11]  2
.latch       n142 Memory[0][12]  2
.latch       n147 Memory[0][13]  2
.latch       n152 Memory[0][14]  2
.latch       n157 Memory[0][15]  2
.latch       n162 Memory[0][16]  2
.latch       n167 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n96
10 1
.names ins[0] ins_ready new_n97_1
11 1
.names new_n96 new_n97_1 n82
00 0
.names Memory[0][1] ins_ready new_n99
10 1
.names ins[1] ins_ready new_n100
11 1
.names new_n99 new_n100 n87
00 0
.names Memory[0][2] ins_ready new_n102_1
10 1
.names ins[2] ins_ready new_n103
11 1
.names new_n102_1 new_n103 n92
00 0
.names Memory[0][3] ins_ready new_n105
10 1
.names ins[3] ins_ready new_n106
11 1
.names new_n105 new_n106 n97
00 0
.names Memory[0][4] ins_ready new_n108
10 1
.names ins[4] ins_ready new_n109
11 1
.names new_n108 new_n109 n102
00 0
.names Memory[0][5] ins_ready new_n111
10 1
.names ins[5] ins_ready new_n112_1
11 1
.names new_n111 new_n112_1 n107
00 0
.names Memory[0][6] ins_ready new_n114
10 1
.names ins[6] ins_ready new_n115
11 1
.names new_n114 new_n115 n112
00 0
.names Memory[0][7] ins_ready new_n117_1
10 1
.names ins[7] ins_ready new_n118
11 1
.names new_n117_1 new_n118 n117
00 0
.names Memory[0][8] ins_ready new_n120
10 1
.names ins[8] ins_ready new_n121
11 1
.names new_n120 new_n121 n122
00 0
.names Memory[0][9] ins_ready new_n123
10 1
.names ins[9] ins_ready new_n124
11 1
.names new_n123 new_n124 n127
00 0
.names Memory[0][10] ins_ready new_n126
10 1
.names ins[10] ins_ready new_n127_1
11 1
.names new_n126 new_n127_1 n132
00 0
.names Memory[0][11] ins_ready new_n129
10 1
.names ins[11] ins_ready new_n130
11 1
.names new_n129 new_n130 n137
00 0
.names Memory[0][12] ins_ready new_n132_1
10 1
.names ins[12] ins_ready new_n133
11 1
.names new_n132_1 new_n133 n142
00 0
.names Memory[0][13] ins_ready new_n135
10 1
.names ins[13] ins_ready new_n136
11 1
.names new_n135 new_n136 n147
00 0
.names Memory[0][14] ins_ready new_n138
10 1
.names ins[14] ins_ready new_n139
11 1
.names new_n138 new_n139 n152
00 0
.names Memory[0][15] ins_ready new_n141
10 1
.names ins[15] ins_ready new_n142_1
11 1
.names new_n141 new_n142_1 n157
00 0
.names Memory[0][16] ins_ready new_n144
10 1
.names ins[16] ins_ready new_n145
11 1
.names new_n144 new_n145 n162
00 0
.names ins_valid ins_ready new_n147_1
01 1
.names rst new_n147_1 n167
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names control.valid_reg outs_valid
1 1
.end
