Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Jun  2 15:24:29 2018
| Host             : DESKTOP-JI7G1LN running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_vga_wrapper_power_routed.rpt -pb hdmi_vga_wrapper_power_summary_routed.pb -rpx hdmi_vga_wrapper_power_routed.rpx
| Design           : hdmi_vga_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.372        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.276        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.7         |
| Junction Temperature (C) | 29.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |       12 |       --- |             --- |
| Slice Logic              |     0.005 |     3646 |       --- |             --- |
|   LUT as Shift Register  |     0.003 |      558 |      6000 |            9.30 |
|   LUT as Logic           |     0.002 |      803 |     17600 |            4.56 |
|   CARRY4                 |    <0.001 |       59 |      4400 |            1.34 |
|   Register               |    <0.001 |     1079 |     35200 |            3.07 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |      840 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       24 |     17600 |            0.14 |
| Signals                  |     0.003 |     2261 |       --- |             --- |
| Block RAM                |     0.007 |        4 |        60 |            6.67 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| PLL                      |     0.110 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |       27 |        80 |           33.75 |
| I/O                      |     0.034 |       34 |       100 |           34.00 |
| Static Power             |     0.096 |          |           |                 |
| Total                    |     0.372 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.040 |      0.004 |
| Vccaux    |       1.800 |     0.136 |       0.130 |      0.006 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                     | Constraint (ns) |
+---------------------------------+------------------------------------------------------------+-----------------+
| CLKFBIN                         | hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLKFBIN             |            15.0 |
| CLK_OUT_5x_hdmi_clk             | hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             3.0 |
| PixelClk_int                    | hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk_int        |            15.0 |
| clk_out1_hdmi_vga_clk_wiz_0_0   | hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0    |             5.0 |
| clk_out1_hdmi_vga_clk_wiz_0_0_1 | hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0    |             5.0 |
| clkfbout_hdmi_vga_clk_wiz_0_0   | hdmi_vga_i/clk_wiz_0/inst/clkfbout_hdmi_vga_clk_wiz_0_0    |             8.0 |
| clkfbout_hdmi_vga_clk_wiz_0_0_1 | hdmi_vga_i/clk_wiz_0/inst/clkfbout_hdmi_vga_clk_wiz_0_0    |             8.0 |
| hdmi_in_clk_p                   | hdmi_in_clk_p                                              |            15.0 |
| sys_clk_pin                     | sys_clock                                                  |             8.0 |
| sys_clock                       | sys_clock                                                  |             8.0 |
+---------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| hdmi_vga_wrapper                                                                        |     0.276 |
|   hdmi_in_ddc_scl_iobuf                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                 |     0.000 |
|   hdmi_vga_i                                                                            |     0.274 |
|     GND                                                                                 |     0.000 |
|     VCC                                                                                 |     0.000 |
|     clk_wiz_0                                                                           |     0.110 |
|       inst                                                                              |     0.110 |
|     dvi2rgb_1                                                                           |     0.146 |
|       U0                                                                                |     0.146 |
|         DataDecoders[0].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.010 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[1].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.010 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[2].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.010 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                     |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                          |     0.002 |
|           I2C_SlaveController                                                           |     0.001 |
|             GlitchF_SCL                                                                 |    <0.001 |
|             GlitchF_SDA                                                                 |    <0.001 |
|             SyncSCL                                                                     |    <0.001 |
|             SyncSDA                                                                     |    <0.001 |
|         LockLostReset                                                                   |    <0.001 |
|           SyncAsyncx                                                                    |    <0.001 |
|         TMDS_ClockingX                                                                  |     0.109 |
|           LockLostReset                                                                 |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           MMCM_LockSync                                                                 |    <0.001 |
|           RdyLostReset                                                                  |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|     rgb2vga_1                                                                           |    <0.001 |
|       U0                                                                                |    <0.001 |
|     vp_0                                                                                |     0.018 |
|       inst                                                                              |     0.018 |
|         centroid                                                                        |     0.003 |
|           inst                                                                          |     0.003 |
|             divide_x_sc                                                                 |     0.001 |
|               inst                                                                      |     0.001 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|             divide_y_sc                                                                 |     0.001 |
|               inst                                                                      |     0.001 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|             moment_m_00                                                                 |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_synth                                                                 |    <0.001 |
|                   i_baseblox.i_baseblox_accum                                           |    <0.001 |
|                     i_gen_accum_fabric.i_accum_fabric                                   |    <0.001 |
|                       the_addsub                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|             moment_m_01                                                                 |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_synth                                                                 |    <0.001 |
|                   i_baseblox.i_baseblox_accum                                           |    <0.001 |
|                     i_gen_accum_fabric.i_accum_fabric                                   |    <0.001 |
|                       the_addsub                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|             moment_m_10                                                                 |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_synth                                                                 |    <0.001 |
|                   i_baseblox.i_baseblox_accum                                           |    <0.001 |
|                     i_gen_accum_fabric.i_accum_fabric                                   |    <0.001 |
|                       the_addsub                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|         dut                                                                             |    <0.001 |
|           inst                                                                          |    <0.001 |
|             add_Cb1                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Cb2                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Cb3                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Cr1                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Cr2                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Cr3                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Y1                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Y2                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             add_Y3                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             d_1                                                                         |    <0.001 |
|               (null)[1].(null)[7].reg_i_j                                               |    <0.001 |
|               (null)[2].(null)[7].reg_i_j                                               |    <0.001 |
|             d_2                                                                         |    <0.001 |
|               (null)[0].(null)[0].reg_i_j                                               |    <0.001 |
|               (null)[0].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[0].(null)[2].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[0].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[2].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[0].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[2].reg_i_j                                               |    <0.001 |
|             mul_Cb1                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Cb2                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Cb3                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Cr1                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Cr2                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Cr3                                                                     |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Y1                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Y2                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             mul_Y3                                                                      |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|         med                                                                             |     0.014 |
|           inst                                                                          |     0.014 |
|             DB1                                                                         |     0.002 |
|               BRAM                                                                      |     0.002 |
|                 U0                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                      |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                       valid.cstr                                                        |     0.002 |
|                         ramloop[0].ram.r                                                |     0.002 |
|                           prim_noinit.ram                                               |     0.002 |
|             DB2                                                                         |     0.002 |
|               BRAM                                                                      |     0.002 |
|                 U0                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                      |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                       valid.cstr                                                        |     0.002 |
|                         ramloop[0].ram.r                                                |     0.002 |
|                           prim_noinit.ram                                               |     0.002 |
|             DB3                                                                         |     0.002 |
|               BRAM                                                                      |     0.002 |
|                 U0                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                      |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                       valid.cstr                                                        |     0.002 |
|                         ramloop[0].ram.r                                                |     0.002 |
|                           prim_noinit.ram                                               |     0.002 |
|             DB4                                                                         |     0.002 |
|               BRAM                                                                      |     0.002 |
|                 U0                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                      |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.002 |
|                       valid.cstr                                                        |     0.002 |
|                         ramloop[0].ram.r                                                |     0.002 |
|                           prim_noinit.ram                                               |     0.002 |
|             delay_fin                                                                   |     0.005 |
|               (null)[1022].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1022].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1022].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1022].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1022].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1054].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1054].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1054].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1054].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1054].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1086].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1086].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1086].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1086].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1086].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1118].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1118].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1118].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1118].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1118].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1150].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1150].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1150].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1150].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1150].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1182].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1182].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1182].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1182].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1182].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1214].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1214].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1214].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1214].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1214].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1246].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1246].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1246].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1246].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1246].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[126].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[126].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[126].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[126].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[126].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[1278].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1278].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1278].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1278].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1278].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1310].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1310].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1310].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1310].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1310].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1342].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1342].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1342].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1342].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1342].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1374].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1374].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1374].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1374].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1374].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1406].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1406].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1406].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1406].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1406].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1438].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1438].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1438].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1438].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1438].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1470].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1470].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1470].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1470].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1470].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1502].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1502].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1502].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1502].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1502].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1534].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1534].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1534].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1534].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1534].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1566].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1566].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1566].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1566].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1566].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[158].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[158].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[158].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[158].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[158].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[1598].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1598].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1598].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1598].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1598].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1630].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1630].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1630].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1630].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1630].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1662].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1662].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1662].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1662].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1662].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1694].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1694].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1694].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1694].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1694].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1726].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1726].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1726].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1726].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1726].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1758].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1758].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1758].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1758].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1758].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1790].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1790].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1790].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1790].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1790].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1822].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1822].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1822].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1822].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1822].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1854].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1854].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1854].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1854].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1854].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1886].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1886].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1886].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1886].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1886].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[190].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[190].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[190].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[190].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[190].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[1918].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1918].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1918].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1918].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1918].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1950].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1950].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1950].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1950].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1950].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[1982].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[1982].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[1982].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[1982].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[1982].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2014].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2014].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2014].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2014].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2014].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2046].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2046].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2046].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2046].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2046].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2078].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2078].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2078].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2078].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2078].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2110].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2110].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2110].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2110].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2110].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2142].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2142].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2142].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2142].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2142].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2174].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2174].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2174].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2174].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2174].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2206].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2206].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2206].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2206].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2206].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[222].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[222].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[222].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[222].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[222].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[2238].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2238].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2238].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2238].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2238].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2270].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2270].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2270].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2270].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2270].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2302].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2302].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2302].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2302].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2302].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2334].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2334].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2334].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2334].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2334].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2366].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2366].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2366].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2366].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2366].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2398].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2398].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2398].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2398].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2398].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2430].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2430].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2430].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2430].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2430].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2462].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2462].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2462].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2462].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2462].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2494].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2494].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2494].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2494].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2494].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2526].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2526].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2526].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2526].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2526].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[254].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[254].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[254].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[254].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[254].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[2558].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2558].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2558].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2558].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2558].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2590].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2590].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2590].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2590].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2590].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2622].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2622].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2622].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2622].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2622].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2654].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2654].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2654].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2654].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2654].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2686].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2686].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2686].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2686].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2686].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2718].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2718].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2718].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2718].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2718].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2750].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2750].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2750].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2750].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2750].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2782].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2782].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2782].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2782].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2782].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2814].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2814].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2814].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2814].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2814].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2846].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2846].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2846].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2846].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2846].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[286].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[286].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[286].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[286].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[286].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[2878].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2878].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2878].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2878].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2878].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2910].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2910].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2910].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2910].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2910].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2942].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2942].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2942].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2942].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2942].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[2974].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[2974].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[2974].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[2974].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[2974].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3006].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3006].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3006].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3006].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3006].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3038].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3038].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3038].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3038].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3038].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3070].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3070].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3070].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3070].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3070].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[30].(null)[0].reg_i_j                                              |    <0.001 |
|               (null)[30].(null)[1].reg_i_j                                              |    <0.001 |
|               (null)[30].(null)[2].reg_i_j                                              |    <0.001 |
|               (null)[30].(null)[3].reg_i_j                                              |    <0.001 |
|               (null)[30].(null)[4].reg_i_j                                              |    <0.001 |
|               (null)[3102].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3102].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3102].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3102].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3102].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3134].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3134].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3134].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3134].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3134].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3166].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3166].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3166].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3166].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3166].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[318].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[318].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[318].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[318].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[318].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[3198].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3198].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3198].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3198].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3198].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3230].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3230].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3230].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3230].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3230].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3262].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3262].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3262].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3262].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3262].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3294].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3294].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3294].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3294].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3294].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3326].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3326].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3326].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3326].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3326].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3328].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3328].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3328].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3328].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3328].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[3329].(null)[0].reg_i_j                                            |    <0.001 |
|               (null)[3329].(null)[1].reg_i_j                                            |    <0.001 |
|               (null)[3329].(null)[2].reg_i_j                                            |    <0.001 |
|               (null)[3329].(null)[3].reg_i_j                                            |    <0.001 |
|               (null)[3329].(null)[4].reg_i_j                                            |    <0.001 |
|               (null)[350].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[350].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[350].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[350].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[350].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[382].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[382].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[382].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[382].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[382].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[414].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[414].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[414].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[414].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[414].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[446].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[446].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[446].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[446].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[446].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[478].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[478].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[478].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[478].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[478].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[510].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[510].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[510].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[510].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[510].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[542].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[542].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[542].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[542].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[542].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[574].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[574].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[574].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[574].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[574].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[606].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[606].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[606].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[606].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[606].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[62].(null)[0].reg_i_j                                              |    <0.001 |
|               (null)[62].(null)[1].reg_i_j                                              |    <0.001 |
|               (null)[62].(null)[2].reg_i_j                                              |    <0.001 |
|               (null)[62].(null)[3].reg_i_j                                              |    <0.001 |
|               (null)[62].(null)[4].reg_i_j                                              |    <0.001 |
|               (null)[638].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[638].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[638].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[638].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[638].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[670].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[670].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[670].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[670].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[670].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[702].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[702].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[702].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[702].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[702].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[734].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[734].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[734].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[734].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[734].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[766].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[766].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[766].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[766].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[766].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[798].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[798].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[798].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[798].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[798].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[830].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[830].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[830].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[830].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[830].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[862].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[862].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[862].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[862].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[862].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[894].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[894].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[894].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[894].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[894].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[926].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[926].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[926].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[926].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[926].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[94].(null)[0].reg_i_j                                              |    <0.001 |
|               (null)[94].(null)[1].reg_i_j                                              |    <0.001 |
|               (null)[94].(null)[2].reg_i_j                                              |    <0.001 |
|               (null)[94].(null)[3].reg_i_j                                              |    <0.001 |
|               (null)[94].(null)[4].reg_i_j                                              |    <0.001 |
|               (null)[958].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[958].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[958].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[958].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[958].(null)[4].reg_i_j                                             |    <0.001 |
|               (null)[990].(null)[0].reg_i_j                                             |    <0.001 |
|               (null)[990].(null)[1].reg_i_j                                             |    <0.001 |
|               (null)[990].(null)[2].reg_i_j                                             |    <0.001 |
|               (null)[990].(null)[3].reg_i_j                                             |    <0.001 |
|               (null)[990].(null)[4].reg_i_j                                             |    <0.001 |
|         vis                                                                             |    <0.001 |
|           inst                                                                          |    <0.001 |
|         vis_circle                                                                      |    <0.001 |
|           inst                                                                          |    <0.001 |
|             delay_pixel                                                                 |    <0.001 |
|               (null)[5].(null)[10].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[11].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[12].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[13].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[14].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[15].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[19].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[20].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[21].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[22].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[23].reg_i_j                                              |    <0.001 |
|               (null)[5].(null)[3].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[4].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[5].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[6].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[7].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[10].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[11].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[12].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[13].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[14].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[15].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[19].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[20].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[21].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[22].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[23].reg_i_j                                              |    <0.001 |
|               (null)[6].(null)[3].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[4].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[5].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[6].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[7].reg_i_j                                               |    <0.001 |
|             delay_synchronize                                                           |    <0.001 |
|               (null)[0].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[0].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[5].(null)[2].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[0].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[1].reg_i_j                                               |    <0.001 |
|               (null)[6].(null)[2].reg_i_j                                               |    <0.001 |
|             final_sum                                                                   |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             multiply_xa                                                                 |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             multiply_yb                                                                 |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 i_mult                                                                  |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                   |    <0.001 |
|             substract_xa                                                                |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             substract_yb                                                                |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
+-----------------------------------------------------------------------------------------+-----------+


