Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: get_lsp_pol.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "get_lsp_pol.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "get_lsp_pol"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : get_lsp_pol
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mpy_32_16.v" in library work
Compiling verilog file "get_lsp_pol.v" in library work
Module <mpy_32_16> compiled
Compiling verilog include file "paramList.v"
Module <get_lsp_pol> compiled
No errors in compilation
Analysis of file <"get_lsp_pol.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <get_lsp_pol> in library <work> with parameters.
	ACELP_DN = "100001000000"
	ACELP_EXTRA = "001010111000"
	ACELP_RR = "010000000000"
	AQ_T_HIGH = "001100110000"
	AQ_T_LOW = "001100100000"
	AUTOCORR_R = "000100000000"
	AUTOCORR_Y = "000000000000"
	A_T_HIGH = "001100010000"
	A_T_LOW = "001100000000"
	CODE = "100010000000"
	COR_H = "001111000000"
	D17_P_SIGN = "100000000000"
	FREQ_PREV = "001000110000"
	GET_WEGT_BUF = "001011000000"
	H1 = "011010000000"
	INTERPOLATION_LSF_INT = "000110100000"
	INTERPOLATION_LSF_NEW = "000110110000"
	INT_LPC_F1 = "000111100000"
	INT_LPC_F2 = "000111101000"
	INT_LPC_LSP = "000111010000"
	INT_LPC_LSP_TEMP = "000111110000"
	LAG_WINDOW_R_PRIME = "000100010000"
	LEVINSON_DURBIN_ANEXT = "000100110000"
	LEVINSON_DURBIN_AOLD = "000101000000"
	LEVINSON_DURBIN_ATEMP = "000101010000"
	LEVINSON_DURBIN_RC = "000101100000"
	LEVINSON_DURBIN_RCOLD = "000101110000"
	LSPGETQ_BUF = "000100100000"
	LSP_NEW = "000110000000"
	LSP_NEW_Q = "001011010000"
	LSP_OLD = "000110010000"
	LSP_OLD_Q = "001011100000"
	LSP_SELECT_1_BUF = "001011111000"
	LSP_SELECT_1_INDEX = "000111000111"
	LSP_SELECT_1_RBUF = "001011110000"
	LSP_SELECT_1_WEGT = "001010110000"
	PERC_VAR_GAMMA1 = "000111000000"
	PERC_VAR_GAMMA2 = "000111000010"
	PERC_VAR_LAR = "000111001000"
	PERC_VAR_LAR_NEW = "000111001100"
	PERC_VAR_LAR_OLD = "000111000100"
	QUA_LSP_MODE_INDEX = "000111000110"
	RELSPWED_BUF = "001000100000"
	SYN_FILT_TEMP = "001101000000"
	WEIGHT_AZ_AP_OUT = "001000010000"
	XX = "001000000000"
	XXXXXXX = "001010111100"
	Y2 = "100011000000"
	init = "000000"
	init2 = "001100"
	prestate9 = "001110"
	state1 = "000001"
	state10 = "001010"
	state11 = "001011"
	state2 = "000010"
	state3 = "000011"
	state4 = "000100"
	state5 = "000101"
	state6 = "000110"
	state7 = "000111"
	state8 = "001000"
	state9 = "001001"
	state_L_shl_wait = "001101"
	xxxx = "100100000000"
	xxxxx = "101000000000"
	xxxxxx = "110000000000"

Analyzing hierarchy for module <mpy_32_16> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <get_lsp_pol>.
	ACELP_DN = 12'b100001000000
	ACELP_EXTRA = 12'b001010111000
	ACELP_RR = 12'b010000000000
	AQ_T_HIGH = 12'b001100110000
	AQ_T_LOW = 12'b001100100000
	AUTOCORR_R = 12'b000100000000
	AUTOCORR_Y = 12'b000000000000
	A_T_HIGH = 12'b001100010000
	A_T_LOW = 12'b001100000000
	CODE = 12'b100010000000
	COR_H = 12'b001111000000
	D17_P_SIGN = 12'b100000000000
	FREQ_PREV = 12'b001000110000
	GET_WEGT_BUF = 12'b001011000000
	H1 = 12'b011010000000
	INTERPOLATION_LSF_INT = 12'b000110100000
	INTERPOLATION_LSF_NEW = 12'b000110110000
	INT_LPC_F1 = 12'b000111100000
	INT_LPC_F2 = 12'b000111101000
	INT_LPC_LSP = 12'b000111010000
	INT_LPC_LSP_TEMP = 12'b000111110000
	LAG_WINDOW_R_PRIME = 12'b000100010000
	LEVINSON_DURBIN_ANEXT = 12'b000100110000
	LEVINSON_DURBIN_AOLD = 12'b000101000000
	LEVINSON_DURBIN_ATEMP = 12'b000101010000
	LEVINSON_DURBIN_RC = 12'b000101100000
	LEVINSON_DURBIN_RCOLD = 12'b000101110000
	LSPGETQ_BUF = 12'b000100100000
	LSP_NEW = 12'b000110000000
	LSP_NEW_Q = 12'b001011010000
	LSP_OLD = 12'b000110010000
	LSP_OLD_Q = 12'b001011100000
	LSP_SELECT_1_BUF = 12'b001011111000
	LSP_SELECT_1_INDEX = 12'b000111000111
	LSP_SELECT_1_RBUF = 12'b001011110000
	LSP_SELECT_1_WEGT = 12'b001010110000
	PERC_VAR_GAMMA1 = 12'b000111000000
	PERC_VAR_GAMMA2 = 12'b000111000010
	PERC_VAR_LAR = 12'b000111001000
	PERC_VAR_LAR_NEW = 12'b000111001100
	PERC_VAR_LAR_OLD = 12'b000111000100
	QUA_LSP_MODE_INDEX = 12'b000111000110
	RELSPWED_BUF = 12'b001000100000
	SYN_FILT_TEMP = 12'b001101000000
	WEIGHT_AZ_AP_OUT = 12'b001000010000
	XX = 12'b001000000000
	XXXXXXX = 12'b001010111100
	Y2 = 12'b100011000000
	init = 6'b000000
	init2 = 6'b001100
	prestate9 = 6'b001110
	state1 = 6'b000001
	state10 = 6'b001010
	state11 = 6'b001011
	state2 = 6'b000010
	state3 = 6'b000011
	state4 = 6'b000100
	state5 = 6'b000101
	state6 = 6'b000110
	state7 = 6'b000111
	state8 = 6'b001000
	state9 = 6'b001001
	state_L_shl_wait = 6'b001101
	xxxx = 12'b100100000000
	xxxxx = 12'b101000000000
	xxxxxx = 12'b110000000000
Module <get_lsp_pol> is correct for synthesis.
 
Analyzing module <mpy_32_16> in library <work>.
Module <mpy_32_16> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mpy_32_16>.
    Related source file is "mpy_32_16.v".
WARNING:Xst:647 - Input <mult_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <L_mult_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <L_mac_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpy_32_16> synthesized.


Synthesizing Unit <get_lsp_pol>.
    Related source file is "get_lsp_pol.v".
WARNING:Xst:647 - Input <get_lsp_pol_addr1<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <L_msu_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sub_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <add_in<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <add_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sub_in<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <abs_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <norm_L_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <negate_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <L_add_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <norm_L_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <currentstate>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 31                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit comparator equal for signal <currentstate$cmp_eq0000> created at line 289.
    Found 4-bit comparator greater for signal <currentstate$cmp_gt0000> created at line 266.
    Found 4-bit comparator greater for signal <currentstate$cmp_gt0001> created at line 289.
    Found 4-bit register for signal <f_iterator>.
    Found 16-bit register for signal <hi>.
    Found 4-bit register for signal <iterator1>.
    Found 4-bit register for signal <iterator2>.
    Found 16-bit register for signal <lo>.
    Found 4-bit register for signal <lsp_iterator>.
    Found 32-bit register for signal <temp1>.
    Found 32-bit register for signal <temp2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 112 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <get_lsp_pol> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 16-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 4
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <currentstate/FSM> on signal <currentstate[1:15]> with one-hot encoding.
---------------------------
 State  | Encoding
---------------------------
 000000 | 000000000000001
 000001 | 000000000000100
 000010 | 000000000001000
 000011 | 000000000010000
 000100 | 000000000100000
 000101 | 000000001000000
 000110 | 000000100000000
 000111 | 000001000000000
 001000 | 000100000000000
 001001 | 001000000000000
 001010 | 010000000000000
 001011 | 100000000000000
 001100 | 000000000000010
 001101 | 000010000000000
 001110 | 000000010000000
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <get_lsp_pol> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block get_lsp_pol, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 127
 Flip-Flops                                            : 127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : get_lsp_pol.ngr
Top Level Output File Name         : get_lsp_pol
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1046

Cell Usage :
# BELS                             : 536
#      GND                         : 1
#      LUT2                        : 261
#      LUT3                        : 6
#      LUT4                        : 47
#      LUT5                        : 63
#      LUT6                        : 154
#      MUXF7                       : 4
# FlipFlops/Latches                : 127
#      FDR                         : 74
#      FDRE                        : 16
#      FDRS                        : 18
#      FDRSE                       : 16
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 929
#      IBUF                        : 293
#      OBUF                        : 636
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             127  out of  69120     0%  
 Number of Slice LUTs:                  531  out of  69120     0%  
    Number used as Logic:               531  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    552
   Number with an unused Flip Flop:     425  out of    552    76%  
   Number with an unused LUT:            21  out of    552     3%  
   Number of fully used LUT-FF pairs:   106  out of    552    19%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                        1046
 Number of bonded IOBs:                 930  out of    640   145% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 127   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.680ns (Maximum Frequency: 373.134MHz)
   Minimum input arrival time before clock: 3.050ns
   Maximum output required time after clock: 6.496ns
   Maximum combinational path delay: 6.100ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.680ns (frequency: 373.134MHz)
  Total number of paths / destination ports: 812 / 161
-------------------------------------------------------------------------
Delay:               2.680ns (Levels of Logic = 3)
  Source:            iterator2_3 (FF)
  Destination:       currentstate_FSM_FFd7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: iterator2_3 to currentstate_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.471   0.805  iterator2_3 (iterator2_3)
     LUT4:I0->O            1   0.094   0.480  currentstate_cmp_eq00004_SW0 (N80)
     LUT5:I4->O           13   0.094   0.642  currentstate_cmp_eq00004 (currentstate_cmp_eq0000)
     LUT3:I1->O            1   0.094   0.000  currentstate_FSM_FFd7-In1 (currentstate_FSM_FFd7-In)
     FDR:D                    -0.018          currentstate_FSM_FFd7
    ----------------------------------------
    Total                      2.680ns (0.753ns logic, 1.927ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 495 / 259
-------------------------------------------------------------------------
Offset:              3.050ns (Levels of Logic = 4)
  Source:            sub_in<0> (PAD)
  Destination:       f_iterator_0 (FF)
  Destination Clock: clock rising

  Data Path: sub_in<0> to f_iterator_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   1.080  sub_in_0_IBUF (sub_in_0_IBUF)
     LUT6:I0->O            1   0.094   0.710  next_f_iterator<0>12_SW7 (N105)
     LUT6:I3->O            1   0.094   0.000  next_f_iterator<0>1_G (N114)
     MUXF7:I1->O           1   0.254   0.000  next_f_iterator<0>1 (next_f_iterator<0>)
     FDR:D                    -0.018          f_iterator_0
    ----------------------------------------
    Total                      3.050ns (1.260ns logic, 1.790ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1179 / 426
-------------------------------------------------------------------------
Offset:              6.496ns (Levels of Logic = 5)
  Source:            iterator2_3 (FF)
  Destination:       scratch_mem_read_addr<2> (PAD)
  Source Clock:      clock rising

  Data Path: iterator2_3 to scratch_mem_read_addr<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.471   0.805  iterator2_3 (iterator2_3)
     LUT4:I0->O            1   0.094   0.480  currentstate_cmp_eq00004_SW0 (N80)
     LUT5:I4->O           13   0.094   0.776  currentstate_cmp_eq00004 (currentstate_cmp_eq0000)
     LUT4:I1->O            3   0.094   0.800  scratch_mem_read_addr<0>21 (N13)
     LUT6:I2->O            1   0.094   0.336  scratch_mem_read_addr<2>1 (scratch_mem_read_addr_2_OBUF)
     OBUF:I->O                 2.452          scratch_mem_read_addr_2_OBUF (scratch_mem_read_addr<2>)
    ----------------------------------------
    Total                      6.496ns (3.299ns logic, 3.197ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 435 / 312
-------------------------------------------------------------------------
Delay:               6.100ns (Levels of Logic = 5)
  Source:            LSP_OPT (PAD)
  Destination:       add_outa<3> (PAD)

  Data Path: LSP_OPT to add_outa<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.984  LSP_OPT_IBUF (LSP_OPT_IBUF)
     LUT5:I0->O            8   0.094   0.518  next_lsp_iterator<0>11 (N2)
     LUT6:I5->O            1   0.094   0.710  add_outa<3>_SW0 (N8)
     LUT5:I2->O            1   0.094   0.336  add_outa<3> (add_outa_3_OBUF)
     OBUF:I->O                 2.452          add_outa_3_OBUF (add_outa<3>)
    ----------------------------------------
    Total                      6.100ns (3.552ns logic, 2.548ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.05 secs
 
--> 

Total memory usage is 284436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

