# Simple DRAM Controller Task ðŸ“Œ

## 1. Project Overview
7.5ë…„ê°„ì˜ **DRAM/Flash Layout Design ë° DFM/DRC/LVS** ê²½ë ¥ì„ ë°”íƒ•ìœ¼ë¡œ, í•˜ë“œì›¨ì–´ì˜ ë¬¼ë¦¬ì  êµ¬ì¡°ë¥¼ ë…¼ë¦¬ì (Logical) ê´€ì ì—ì„œ ëª¨ë¸ë§í•˜ê³  ê²€ì¦í•˜ê¸° ìœ„í•œ ì²« ë²ˆì§¸ í”„ë¡œì íŠ¸ìž…ë‹ˆë‹¤. ì‹¤ì œ ë©”ëª¨ë¦¬ ì…€ ì–´ë ˆì´ì˜ ë°ì´í„° ì €ìž¥ ë° ì¶œë ¥ ë©”ì»¤ë‹ˆì¦˜ì„ SystemVerilogë¡œ êµ¬í˜„í•˜ì—¬ DV(Design Verification) ì—­ëŸ‰ì˜ ê¸°ì´ˆë¥¼ ë‹¤ì¡ŒìŠµë‹ˆë‹¤.

## 2. Verification Goals
* **Data Integrity:** íŠ¹ì • Addressì— Writeí•œ ë°ì´í„°ê°€ ìœ ì‹¤ ì—†ì´ Readë˜ëŠ”ì§€ í™•ì¸.
* **Timing Synchronization:** í´ëŸ­(Clock) ê¸°ë°˜ì˜ ë™ê¸°ì‹ ì„¤ê³„ ë° ë¦¬ì…‹(Reset) ì œì–´ ê²€ì¦.
* **Simulator Proficiency:** í˜„ì—… í‘œì¤€ íˆ´ì¸ **Cadence Xcelium** í™˜ê²½ì—ì„œì˜ ì‹œë®¬ë ˆì´ì…˜ ìˆ˜í–‰ ë° ë¡œê·¸ ë¶„ì„.

---

## 3. Design & Environment
* **Language:** SystemVerilog
* **Target Simulator:** Cadence Xcelium 25.03 (via EDA Playground)
* **Memory Structure:** 16 x 8-bit Register Array (Cell Arrayì˜ ì¶”ìƒí™” ëª¨ë¸)

## 4. í•µì‹¬ ì½”ë“œ ì„¤ëª…
### 1) Design (`design.sv`)
* ë ˆì´ì•„ì›ƒìƒì˜ Cell Arrayë¥¼ `reg [7:0] mem_array [0:15]`ë¡œ ì •ì˜.
* `write_en` ì‹ í˜¸ì˜ ìƒíƒœì— ë”°ë¼ ë©”ëª¨ë¦¬ ì“°ê¸°ì™€ ì½ê¸° ë™ìž‘ì´ ì „í™˜ë˜ëŠ” ì œì–´ ë¡œì§ êµ¬í˜„.

### 2) Testbench (`testbench.sv`)
* 100MHz í´ëŸ­ ìƒì„± ë° ë¹„ë™ê¸° ë¦¬ì…‹(Active-low) ì‹œë‚˜ë¦¬ì˜¤ ì ìš©.
* ì„œë¡œ ë‹¤ë¥¸ ì£¼ì†Œ(4h, Ah)ì— ë°ì´í„°ë¥¼ ê¸°ë¡í•˜ê³ , ì´ë¥¼ ë‹¤ì‹œ ì½ì–´ì™€ Expected ê°’ê³¼ ë¹„êµí•˜ëŠ” **Self-checking** ë¡œì§ êµ¬ì„±.

---

## 5. ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (Xcelium Log)
```text
TOOL:	xrun	25.03-s001: Started on Feb 22, 2026 at 02:37:56 EST
xrun: 25.03-s001: (c) Copyright 1995-2025 Cadence Design Systems, Inc.

xcelium> run
[PASS] Addr 4: Expected A5, Got a5
[PASS] Addr A: Expected 5A, Got 5a
Simulation Finished!
Simulation complete via $finish(1) at time 56 NS + 0
