{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPHCspHoinyglPhWz6D4gSn",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/SiliconJackets/sscs-ose-code-a-chip.github.io/blob/main/VLSI24/submitted_notebooks/SJSystolicArray/SystolicArray.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Systolic Array With Openlane\n",
        "\n",
        "```\n",
        "Copyright 2023 SiliconJackets\n",
        "SPDX-License-Identifier: GPL-3.0-or-later\n",
        "```\n",
        "\n",
        "Running a 3x3 systolic array design inspired by [EYERISS](https://courses.cs.washington.edu/courses/cse550/21au/papers/CSE550.Eyeriss.pdf) design thru the [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane/) GDS to RTL flow targeting the [open source SKY130 PDK](https://github.com/google/skywater-pdk/) with the addition of dual-port RAM macros generated by [OpenRAM](https://github.com/VLSIDA/OpenRAM)."
      ],
      "metadata": {
        "id": "VV2vOq0Oq_CF"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "|Name|Affiliation| Email |IEEE Member|SSCS Member|\n",
        "|:--:|:----------:|:----------:|:----------:|:----------:|\n",
        "|Zachary Ellis|Georgia Institute of Technology|zellis7@gatech.edu|Yes|Yes|\n",
        "|Nealson Li|Georgia Institute of Technology|nealson@gatech.edu|Yes|Yes|\n",
        "|Addison Elliott|Georgia Institute of Technology|addisonelliott@gatech.edu|Yes|Yes|\n",
        "|Zeyan Wu|Georgia Institute of Technology|zwu477@gatech.edu|Yes|Yes|"
      ],
      "metadata": {
        "id": "pzPuBWmSrjK_"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Install Dependencies {display-mode: \"form\"}\n",
        "#@markdown Click the â–· button to setup the digital design environment based on [conda-eda](https://github.com/hdl/conda-eda).\n",
        "\n",
        "#@markdown Main components we will install\n",
        "\n",
        "#@markdown *   Open_pdks.sky130a : a PDK installer for open-source EDA tools.\n",
        "#@markdown *   Openlane : an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, CVC, SPEF-Extractor, KLayout and a number of custom scripts for design exploration and optimization.\n",
        "#@markdown *   GDSTK : a C++ library for creation and manipulation of GDSII and OASIS files.\n",
        "\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "\n",
        "!curl -Ls https://micro.mamba.pm/api/micromamba/linux-64/latest | tar -xvj bin/micromamba\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "site_package_path = conda_prefix_path / 'lib/python3.7/site-packages'\n",
        "sys.path.append(str(site_package_path.resolve()))\n",
        "\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "PATH = os.environ['PATH']\n",
        "#LD_LIBRARY_PATH = os.environ.get('LD_LIBRARY_PATH', '')\n",
        "\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n",
        "%env LD_LIBRARY_PATH={CONDA_PREFIX}/lib:{LD_LIBRARY_PATH}\n",
        "\n",
        "!bin/micromamba create --yes --prefix $CONDA_PREFIX\n",
        "!echo 'python ==3.7*' >> {CONDA_PREFIX}/conda-meta/pinned\n",
        "\n",
        "!bin/micromamba install --quiet \\\n",
        "                        --yes \\\n",
        "                        --prefix $CONDA_PREFIX \\\n",
        "                        --channel litex-hub \\\n",
        "                        --channel main \\\n",
        "                        open_pdks.sky130a \\\n",
        "                        openlane\n",
        "\n",
        "!bin/micromamba install --quiet \\\n",
        "                        --yes \\\n",
        "                        --prefix $CONDA_PREFIX \\\n",
        "                        --channel conda-forge \\\n",
        "                        gdstk\n",
        "\n",
        "!python -m pip install libparse libparse\n",
        "PATH = os.environ['PATH']\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n",
        "\n"
      ],
      "metadata": {
        "id": "Y6snMoxpslsr",
        "outputId": "b8cbae8b-d3ba-4695-8849-6367a2291b34",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "bin/micromamba\n",
            "env: CONDA_PREFIX=/tmp/OpenRAM/conda-env\n",
            "env: PATH=/tmp/OpenRAM/conda-env/bin:/content/conda-env/bin:/content/conda-env/bin:/opt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/tools/node/bin:/tools/google-cloud-sdk/bin\n",
            "env: LD_LIBRARY_PATH={CONDA_PREFIX}/lib:{LD_LIBRARY_PATH}\n",
            "Empty environment created at prefix: /tmp/OpenRAM/conda-env\n",
            "\u001b[33m\u001b[1mwarning  libmamba\u001b[m [binutils_impl_linux-64-2.38-h2a08ee3_1] The following files were already present in the environment:\n",
            "    - lib/liblsan.so\n",
            "    - lib/liblsan.so.0\n",
            "    - lib/liblsan.so.0.0.0\n",
            "    - share/info/libgomp.info\n",
            "    - share/info/libquadmath.info\n",
            "    - share/licenses/gcc-libs/RUNTIME.LIBRARY.EXCEPTION\n",
            "    - share/licenses/gcc-libs/RUNTIME.LIBRARY.EXCEPTION.gomp_copy\n",
            "    - share/licenses/libstdc++/RUNTIME.LIBRARY.EXCEPTION\n",
            "\u001b[33m\u001b[1mwarning  libmamba\u001b[m [libblas-3.9.0-16_linux64_openblas] The following files were already present in the environment:\n",
            "    - lib/libblas.so\n",
            "\u001b[33m\u001b[1mwarning  libmamba\u001b[m [libcblas-3.9.0-16_linux64_openblas] The following files were already present in the environment:\n",
            "    - lib/libcblas.so\n",
            "\u001b[33m\u001b[1mwarning  libmamba\u001b[m [liblapack-3.9.0-16_linux64_openblas] The following files were already present in the environment:\n",
            "    - lib/liblapack.so\n",
            "Collecting libparse\n",
            "  Using cached libparse-0.3.1-cp37-cp37m-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (1.0 MB)\n",
            "Requirement already satisfied: wheel in ./conda-env/lib/python3.7/site-packages (from libparse) (0.38.4)\n",
            "Installing collected packages: libparse\n",
            "Successfully installed libparse-0.3.1\n",
            "\u001b[33mWARNING: Running pip as the 'root' user can result in broken permissions and conflicting behaviour with the system package manager. It is recommended to use a virtual environment instead: https://pip.pypa.io/warnings/venv\u001b[0m\u001b[33m\n",
            "\u001b[0menv: CONDA_PREFIX=/tmp/OpenRAM/conda-env\n",
            "env: PATH=/tmp/OpenRAM/conda-env/bin:/tmp/OpenRAM/conda-env/bin:/content/conda-env/bin:/content/conda-env/bin:/opt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/tools/node/bin:/tools/google-cloud-sdk/bin\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /tmp\n",
        "! git clone -b v1.2.8 https://github.com/VLSIDA/OpenRAM > /dev/null 2>&1"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ucutnuNXqnZ0",
        "outputId": "c8f5b505-0251-42b2-973d-83d58e55b8dd"
      },
      "execution_count": 4,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/tmp\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /tmp/OpenRAM\n",
        "! ./install_conda.sh > /dev/null 2>&1"
      ],
      "metadata": {
        "id": "wXvst18-82ag",
        "outputId": "45aaf162-75c2-4a85-e3f3-b20eb52f7acf",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/tmp/OpenRAM\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "! python -m pip install -r requirements.txt > /dev/null 2>&1\n",
        "%env OPENRAM_ROOT=/tmp/OpenRAM\n",
        "%env OPENRAM_HOME=\"/tmp/OpenRAM/compiler\"\n",
        "%env OPENRAM_TECH=\"/tmp/OpenRAM/technology\"\n",
        "%env PYTHONPATH=$OPENRAM_HOME\n",
        "%env PYTHONPATH=\"$OPENRAM_HOME:$OPENRAM_TECH/sky130:$OPENRAM_TECH/sky130/custom\""
      ],
      "metadata": {
        "id": "f3OcfQmv88xz",
        "outputId": "1703993e-7ed6-4648-f00e-42cc5f3f1f8d",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "env: OPENRAM_ROOT=/tmp/OpenRAM\n",
            "env: OPENRAM_HOME=\"/tmp/OpenRAM/compiler\"\n",
            "env: OPENRAM_TECH=\"/tmp/OpenRAM/technology\"\n",
            "env: PYTHONPATH=$OPENRAM_HOME\n",
            "env: PYTHONPATH=\"$OPENRAM_HOME:$OPENRAM_TECH/sky130:$OPENRAM_TECH/sky130/custom\"\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "! source miniconda/bin/activate && make pdk > /dev/null 2>&1"
      ],
      "metadata": {
        "id": "ecOvZ5Bw9LFt"
      },
      "execution_count": 7,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "! make install > /dev/null 2>&1"
      ],
      "metadata": {
        "id": "JXZTWD1K9PTi"
      },
      "execution_count": 8,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /tmp/OpenRam"
      ],
      "metadata": {
        "id": "dCN2_-R19UvE",
        "outputId": "0dd08cff-b5c6-4f39-d41f-3910f2803d4f",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 9,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "[Errno 2] No such file or directory: '/tmp/OpenRam'\n",
            "/tmp/OpenRAM\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile macros/sram_configs/myconfig.py\n",
        "\n",
        "\"\"\"\n",
        "Dual port (1 read/write + 1 read only) 1 kbytes SRAM with byte write.\n",
        "\"\"\"\n",
        "word_size = 8\n",
        "\n",
        "num_words = 16\n",
        "\n",
        "human_byte_size = \"{:.0f}kbytes\".format((word_size * num_words)/1024/8)\n",
        "\n",
        "# Allow byte writes\n",
        "write_size = 2 # Bits\n",
        "\n",
        "# Dual port\n",
        "num_rw_ports = 1\n",
        "num_r_ports = 1\n",
        "num_w_ports = 0\n",
        "ports_human = '1rw1r'\n",
        "\n",
        "import os\n",
        "exec(open(os.path.join(os.path.dirname(__file__), 'sky130_sram_common.py')).read())"
      ],
      "metadata": {
        "id": "EY7n_pcXT79Y",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "dc5e65c9-03e0-466d-993d-2749f8bb3e10"
      },
      "execution_count": 10,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Writing macros/sram_configs/myconfig.py\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "\n",
        "config_file = \"macros/sram_configs/myconfig.py\"\n",
        "\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of bits for each memory word:\n",
        "word_size = 8 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Total number of memory words:\n",
        "num_words = 64 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Lowest number of writable bits in one write cylce:\n",
        "write_size = 8 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Read/Write ports:\n",
        "num_rw_ports = 2 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Read only ports:\n",
        "num_r_ports = 0 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Write only ports:\n",
        "num_w_ports = 0 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "\n",
        "\n",
        "\n",
        "! sed -i \"s/^word_size.*$/word_size = $word_size/\" $config_file\n",
        "! sed -i \"s/^num_words.*$/num_words = $num_words/\" $config_file\n",
        "! sed -i \"s/^write_size.*$/write_size = $write_size/\" $config_file\n",
        "! sed -i \"s/^num_rw_ports.*$/num_rw_ports = $num_rw_ports/\" $config_file\n",
        "! sed -i \"s/^num_r_ports.*$/num_r_ports = $num_r_ports/\" $config_file\n",
        "! sed -i \"s/^num_w_ports.*$/num_w_ports = $num_w_ports/\" $config_file\n",
        "! sed -i \"s/^FIXME.*$//\" $config_file"
      ],
      "metadata": {
        "cellView": "form",
        "id": "bJHOcpNlUEcm"
      },
      "execution_count": 16,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "! cd macros/ && make myconfig.ok"
      ],
      "metadata": {
        "id": "T719eaz_UOHE",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "6d39272c-482c-4e6b-92aa-6524c95423b3"
      },
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Building myconfig\n",
            "[openram.globals/init_openram]: Initializing OpenRAM...\n",
            "[openram.globals/setup_paths]: OpenRAM source code found in /tmp/OpenRAM/compiler\n",
            "[openram.globals/setup_paths]: Temporary files saved in /results/myconfig/tmp/\n",
            "[openram.globals/read_config]: Configuration file is /tmp/OpenRAM/macros/sram_configs/myconfig.py\n",
            "[openram.globals/read_config]: Output saved in /tmp/OpenRAM/macros/myconfig/\n",
            "[openram.globals/install_conda]: Creating conda setup...\n",
            "[openram.globals/import_tech]: Tech directory found in /tmp/OpenRAM/technology:/tmp/OpenRAM/compiler/../technology\n",
            "[openram.globals/import_tech]: Adding technology path: /tmp/OpenRAM/technology\n",
            "[openram.globals/import_tech]: Adding technology path: /tmp/OpenRAM/compiler/../technology\n",
            "[openram.globals/purge_temp]: Purging temp directory: /results/myconfig/tmp/\n",
            "[openram.globals/setup_bitcell]: Using bitcell: bitcell_2port\n",
            "[openram.characterizer/<module>]: Initializing characterizer...\n",
            "[openram.characterizer/<module>]: Analytical model enabled.\n",
            "[openram.verify/<module>]: Initializing verify...\n",
            "[openram.verify/<module>]: Finding DRC/LVS/PEX tools.\n",
            "[openram.globals/get_tool]: Using DRC: /tmp/OpenRAM/miniconda/bin/magic\n",
            "[openram.globals/get_tool]: Using LVS: /tmp/OpenRAM/miniconda/bin/netgen\n",
            "[openram.globals/get_tool]: Using PEX: /tmp/OpenRAM/miniconda/bin/magic\n",
            "[openram.globals/setup_bitcell]: Using bitcell: bitcell_2port\n",
            "|==============================================================================|\n",
            "|=========                       OpenRAM v1.2.8                       =========|\n",
            "|=========                                                            =========|\n",
            "|=========               VLSI Design and Automation Lab               =========|\n",
            "|=========        Computer Science and Engineering Department         =========|\n",
            "|=========            University of California Santa Cruz             =========|\n",
            "|=========                                                            =========|\n",
            "|=========          Usage help: openram-user-group@ucsc.edu           =========|\n",
            "|=========        Development help: openram-dev-group@ucsc.edu        =========|\n",
            "|=========                See LICENSE for license info                =========|\n",
            "|==============================================================================|\n",
            "** Start: 03/21/2024 03:39:56\n",
            "Technology: sky130\n",
            "Total size: 512 bits\n",
            "Word size: 8\n",
            "Words: 64\n",
            "Banks: 1\n",
            "RW ports: 2\n",
            "R-only ports: 0\n",
            "W-only ports: 0\n",
            "DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).\n",
            "Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).\n",
            "Only generating nominal corner timing.\n",
            "Words per row: None\n",
            "Output files are: \n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.lvs\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.sp\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.v\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.lib\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.py\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.html\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.log\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.lef\n",
            "/tmp/OpenRAM/macros/myconfig/myconfig.gds\n",
            "[openram.sram_config/recompute_sizes]: Recomputing with words per row: 2\n",
            "[openram.sram_config/recompute_sizes]: Rows: 32 Cols: 16\n",
            "[openram.sram_config/recompute_sizes]: Row addr size: 5 Col addr size: 1 Bank addr size: 6\n",
            "[openram.sram_config/compute_sizes]: Set SRAM Words Per Row=2\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_capped_replica_bitcell_array 32 x 16\n",
            "[openram.modules.capped_replica_bitcell_array/__init__]: Creating myconfig_capped_replica_bitcell_array 32 x 16 rbls: [1, 1] left_rbl: [0] right_rbl: [1]\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_replica_bitcell_array 32 x 16\n",
            "[openram.modules.replica_bitcell_array/__init__]: Creating myconfig_replica_bitcell_array 32 x 16 rbls: [1, 1] left_rbl: [0] right_rbl: [1]\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_bitcell_array 32 x 16\n",
            "[openram.modules.bitcell_array/__init__]: Creating myconfig_bitcell_array 32 x 16\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_replica_column 34 x 1\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_replica_column_0 34 x 1\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_dummy_array 1 x 16\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_col_cap_array 1 x 18\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_col_cap_array_0 1 x 18\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_row_cap_array 34 x 1\n",
            "[openram.modules.bitcell_base_array/__init__]: Creating myconfig_row_cap_array_0 34 x 1\n",
            "[openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec\n",
            "[openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec\n",
            "[openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec\n",
            "[openram.modules.wordline_driver_array/__init__]: Creating myconfig_wordline_driver_array\n",
            "[openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver\n",
            "[openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0\n",
            "[openram.modules.precharge_array/__init__]: Creating myconfig_precharge_array\n",
            "[openram.modules.sense_amp_array/__init__]: Creating myconfig_sense_amp_array\n",
            "[openram.modules.column_mux_array/__init__]: Creating myconfig_column_mux_array\n",
            "[openram.modules.write_driver_array/__init__]: Creating myconfig_write_driver_array\n",
            "[openram.modules.precharge_array/__init__]: Creating myconfig_precharge_array_0\n",
            "[openram.modules.column_mux_array/__init__]: Creating myconfig_column_mux_array_0\n",
            "[openram.modules.pinvbuf/__init__]: creating pinvbuf pinvbuf\n",
            "[openram.modules.dff_array/__init__]: Creating myconfig_row_addr_dff rows=5 cols=1\n",
            "[openram.modules.dff_array/__init__]: Creating myconfig_col_addr_dff rows=1 cols=1\n",
            "[openram.modules.dff_array/__init__]: Creating myconfig_data_dff rows=1 cols=8\n",
            "[openram.modules.control_logic_base/__init__]: Creating control_logic_rw\n",
            "[openram.modules.dff_buf/__init__]: Creating myconfig_dff_buf\n",
            "[openram.modules.dff_buf_array/__init__]: Creating myconfig_dff_buf_array\n",
            "[openram.modules.dff_buf/__init__]: Creating myconfig_dff_buf_0\n",
            "[openram.modules.pand2/__init__]: Creating pand2 pand2\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver\n",
            "[openram.modules.pbuf/__init__]: creating pbuf with size of 16\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver_0\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver_1\n",
            "[openram.modules.pand3/__init__]: Creating pand3 pand3\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver_2\n",
            "[openram.modules.pand3/__init__]: Creating pand3 pand3_0\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver_3\n",
            "[openram.modules.pdriver/__init__]: creating pdriver pdriver_4\n",
            "[openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]\n",
            "** Submodules: 1.9 seconds\n",
            "** Placement: 0.0 seconds\n",
            "[openram.router.router_tech/__init__]: Minimum track width: 0.680\n",
            "[openram.router.router_tech/__init__]: Minimum track space: 0.300\n",
            "[openram.router.router_tech/__init__]: Minimum track wire width: 0.380\n",
            "[openram.base.hierarchy_layout/get_bbox]: Size: 261.34 x 202.48000000000002 with perimeter margin 0.6799999999999999\n",
            "[openram.base.hierarchy_layout/get_bbox]: Size: 261.34 x 202.48000000000002 with perimeter margin 7.4799999999999995\n",
            "[openram.router.router_tech/__init__]: Minimum track width: 0.680\n",
            "[openram.router.router_tech/__init__]: Minimum track space: 0.300\n",
            "[openram.router.router_tech/__init__]: Minimum track wire width: 0.380\n",
            "[openram.router.grid/__init__]: BBOX coords: ll=v[-51.099999999999994,-31.51] ur=v[225.2,185.93]\n",
            "[openram.router.grid/__init__]: BBOX grids: ll=v3d[-75, -46, 0.0] ur=v3d[331, 273, 0.0]\n",
            "**** Retrieving pins: 0.0 seconds\n",
            "**** Analyzing pins: 0.0 seconds\n",
            "[openram.router.router/find_blockages]: Finding blockages.\n",
            "**** Finding blockages: 1.6 seconds\n",
            "[openram.router.router/convert_blockages]: Converting blockages.\n",
            "**** Converting blockages: 0.4 seconds\n",
            "**** Converting pins: 0.3 seconds\n",
            "**** Separating adjacent pins: 0.0 seconds\n",
            "*** Finding pins and blockages: 11.7 seconds\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing csb1 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing web1 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing csb0 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing web0 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[5] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[6] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din0[7] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[5] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[6] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing din1[7] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing clk0 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing clk1 with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[5] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[6] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout0[7] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[0] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[5] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[6] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing dout1[7] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr1[5] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[1] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[2] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[3] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[4] with scale 5\n",
            "[openram.router.signal_escape_router/route_signal]: Escape routing addr0[5] with scale 5\n",
            "*** Maze routing pins: 81.5 seconds\n",
            "[openram.router.router_tech/__init__]: Minimum track width: 0.680\n",
            "[openram.router.router_tech/__init__]: Minimum track space: 0.300\n",
            "[openram.router.router_tech/__init__]: Minimum track wire width: 0.380\n",
            "[openram.router.supply_tree_router/route]: Running supply router on vdd and gnd...\n",
            "[openram.router.grid/__init__]: BBOX coords: ll=v[-44.3,-24.71] ur=v[218.4,179.13000000000002]\n",
            "[openram.router.grid/__init__]: BBOX grids: ll=v3d[-65, -36, 0.0] ur=v3d[321, 263, 0.0]\n",
            "**** Retrieving pins: 0.0 seconds\n",
            "**** Analyzing pins: 0.1 seconds\n",
            "[openram.router.router/find_blockages]: Finding blockages.\n",
            "**** Finding blockages: 3.6 seconds\n",
            "[openram.router.router/convert_blockages]: Converting blockages.\n",
            "**** Converting blockages: 0.4 seconds\n",
            "**** Converting pins: 5.0 seconds\n",
            "**** Separating adjacent pins: 12.0 seconds\n",
            "*** Finding pins and blockages: 32.7 seconds\n",
            "[openram.router.grid/__init__]: BBOX coords: ll=v[-47.79,-28.07] ur=v[221.87,182.43]\n",
            "[openram.router.grid/__init__]: BBOX grids: ll=v3d[-70, -41, 0.0] ur=v3d[326, 268, 0.0]\n",
            "[openram.router.grid/__init__]: BBOX coords: ll=v[-51.19,-31.470000000000002] ur=v[225.27,185.83]\n",
            "[openram.router.grid/__init__]: BBOX grids: ll=v3d[-75, -46, 0.0] ur=v3d[331, 273, 0.0]\n",
            "[openram.router.supply_tree_router/route_pins]: Routing vdd with 179 pins.\n",
            "[openram.router.supply_tree_router/route_pins]: 0 supply segments routed, 178 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 25 supply segments routed, 153 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 50 supply segments routed, 128 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 75 supply segments routed, 103 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 100 supply segments routed, 78 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 125 supply segments routed, 53 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 150 supply segments routed, 28 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 175 supply segments routed, 3 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: Routing gnd with 61 pins.\n",
            "[openram.router.supply_tree_router/route_pins]: 0 supply segments routed, 60 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 25 supply segments routed, 35 remaining.\n",
            "[openram.router.supply_tree_router/route_pins]: 50 supply segments routed, 10 remaining.\n",
            "*** Maze routing supplies: 275.0 seconds\n",
            "** Routing: 475.6 seconds\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (30 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (60 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (90 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (120 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (150 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (180 seconds)\n",
            "[openram.verify.run_script/run_script]: Still running /results/myconfig/tmp/run_ext.sh (210 seconds)\n",
            "WARNING: file magic.py: line 251: DRC Errors myconfig\t12\n",
            "[openram.verify.magic/run_lvs]: myconfig\tLVS matches\n",
            "** Verification: 224.7 seconds\n",
            "** SRAM creation: 702.3 seconds\n",
            "SP: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.sp\n",
            "** Spice writing: 0.3 seconds\n",
            "GDS: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.gds\n",
            "** GDS: 0.3 seconds\n",
            "LEF: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.lef\n",
            "** LEF: 0.0 seconds\n",
            "LVS: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.lvs.sp\n",
            "** LVS writing: 0.0 seconds\n",
            "LIB: Characterizing... \n",
            "[openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]\n",
            "[openram.characterizer.lib/prepare_tables]: Loads: [ 1.7225  6.89   27.56  ]\n",
            "[openram.characterizer.lib/prepare_tables]: self.load_slews : [(1.7225, 0.00125), (6.89, 0.00125), (27.56, 0.00125), (1.7225, 0.005), (6.89, 0.005), (27.56, 0.005), (1.7225, 0.04), (6.89, 0.04), (27.56, 0.04)]\n",
            "[openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.8, 25)]\n",
            "[openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.8, 25)\n",
            "[openram.characterizer.lib/characterize_corners]: Writing to /tmp/OpenRAM/macros/myconfig/myconfig_TT_1p8V_25C.lib\n",
            "WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.\n",
            "[openram.characterizer.elmore/analytical_power]: Dynamic Power: 3469459394.500711 mW\n",
            "[openram.characterizer.elmore/analytical_power]: Leakage Power: 0.00101 mW\n",
            "[openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.00125, 1.7225, 0.25078125, 0.00167765625\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.00125, 6.89, 0.2798484375, 0.004584374999999999\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.00125, 27.56, 0.3961171875, 0.016211249999999996\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.005, 1.7225, 0.25078125, 0.00167765625\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.005, 6.89, 0.2798484375, 0.004584374999999999\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.005, 27.56, 0.3961171875, 0.016211249999999996\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.04, 1.7225, 0.25078125, 0.00167765625\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.04, 6.89, 0.2798484375, 0.004584374999999999\n",
            "[openram.characterizer.elmore/get_lib_values]: 0.04, 27.56, 0.3961171875, 0.016211249999999996\n",
            "** Characterization: 0.3 seconds\n",
            "Config: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.py\n",
            "** Config: 0.0 seconds\n",
            "Datasheet: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.html\n",
            "** Datasheet: 0.0 seconds\n",
            "Verilog: Writing to /tmp/OpenRAM/macros/myconfig/myconfig.v\n",
            "** Verilog: 0.0 seconds\n",
            "[openram.globals/cleanup_paths]: Preserving temp directory: /results/myconfig/tmp/\n",
            "[openram.verify.magic/print_drc_stats]: DRC runs: 1\n",
            "[openram.verify.magic/print_lvs_stats]: LVS runs: 1\n",
            "[openram.verify.magic/print_pex_stats]: PEX runs: 0\n",
            "** End: 703.3 seconds\n"
          ]
        }
      ]
    }
  ]
}