/*
 * Copyright (c) 2025 Harris Tomy
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/ {
	soc {
		aes: aes@420c0000 {
			compatible = "st,stm32-aes";
			reg = <0x420c0000 0x400>;
			clocks = <&rcc STM32_CLOCK(AHB2, 16)>;
			resets = <&rctl STM32_RESET(AHB2L, 16)>;
			interrupts = <93 0>;
			status = "disabled";
		};

		hash: hash@420c0400 {
			compatible = "st,stm32-hash";
			reg = <0x420c0400 0x400>;
			clocks = <&rcc STM32_CLOCK(AHB2, 17)>;
			resets = <&rctl STM32_RESET(AHB2L, 17)>;
			status = "disabled";
		};
	};
};
