

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Nov 29 21:20:33 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        rsa_encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    4|  1351|    5|  1352|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |- L1      |    0|  1347|        77|         41|          1| 0 ~ 32 |    yes   |
        +----------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 41, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 81
* Pipeline: 1
  Pipeline-0: II = 41, D = 77, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	81  / (tmp_i)
	5  / (!tmp_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	4  / true
81 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: tmp_V [1/1] 0.00ns
:0  %tmp_V = alloca i32

ST_1: tmp_V_4 [1/1] 4.38ns
:6  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_1: stg_84 [1/1] 1.57ns
:9  store i32 1, i32* %tmp_V


 <State 2>: 4.38ns
ST_2: tmp_V_5 [1/1] 4.38ns
:7  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)


 <State 3>: 4.38ns
ST_3: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str18, [1 x i8]* @p_str19, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str20)

ST_3: empty_6 [1/1] 0.00ns
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str14, [1 x i8]* @p_str15, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str16)

ST_3: stg_88 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !65

ST_3: stg_89 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !69

ST_3: stg_90 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_3: tmp_V_6 [1/1] 4.38ns
:8  %tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_3: stg_92 [1/1] 1.57ns
:10  br label %1


 <State 4>: 4.62ns
ST_4: p_i [1/1] 0.00ns
:0  %p_i = phi i32 [ %tmp_V_5, %0 ], [ %tmp, %._crit_edge.i ]

ST_4: x_pn_i [1/1] 0.00ns
:1  %x_pn_i = phi i32 [ %tmp_V_4, %0 ], [ %tmp_6_i, %._crit_edge.i ]

ST_4: tmp_i [1/1] 2.52ns
:2  %tmp_i = icmp eq i32 %p_i, 0

ST_4: stg_96 [1/1] 0.00ns
:3  br i1 %tmp_i, label %power2.exit, label %2

ST_4: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = trunc i32 %p_i to i1

ST_4: x_assign_1 [36/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

ST_4: stg_99 [1/1] 0.00ns
:6  br i1 %tmp_1, label %3, label %._crit_edge.i

ST_4: y_assign_1 [1/1] 0.00ns
._crit_edge.i:0  %y_assign_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_i, i32 1, i32 31)

ST_4: tmp [1/1] 0.00ns
._crit_edge.i:1  %tmp = zext i31 %y_assign_1 to i32


 <State 5>: 4.62ns
ST_5: x_assign_1 [35/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 6>: 4.62ns
ST_6: x_assign_1 [34/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 7>: 4.62ns
ST_7: x_assign_1 [33/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 8>: 4.62ns
ST_8: x_assign_1 [32/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 9>: 4.62ns
ST_9: x_assign_1 [31/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 10>: 4.62ns
ST_10: x_assign_1 [30/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 11>: 4.62ns
ST_11: x_assign_1 [29/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 12>: 4.62ns
ST_12: x_assign_1 [28/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 13>: 4.62ns
ST_13: x_assign_1 [27/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 14>: 4.62ns
ST_14: x_assign_1 [26/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 15>: 4.62ns
ST_15: x_assign_1 [25/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 16>: 4.62ns
ST_16: x_assign_1 [24/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 17>: 4.62ns
ST_17: x_assign_1 [23/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 18>: 4.62ns
ST_18: x_assign_1 [22/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 19>: 4.62ns
ST_19: x_assign_1 [21/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 20>: 4.62ns
ST_20: x_assign_1 [20/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 21>: 4.62ns
ST_21: x_assign_1 [19/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 22>: 4.62ns
ST_22: x_assign_1 [18/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 23>: 4.62ns
ST_23: x_assign_1 [17/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 24>: 4.62ns
ST_24: x_assign_1 [16/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 25>: 4.62ns
ST_25: x_assign_1 [15/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 26>: 4.62ns
ST_26: x_assign_1 [14/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 27>: 4.62ns
ST_27: x_assign_1 [13/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 28>: 4.62ns
ST_28: x_assign_1 [12/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 29>: 4.62ns
ST_29: x_assign_1 [11/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 30>: 4.62ns
ST_30: x_assign_1 [10/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 31>: 4.62ns
ST_31: x_assign_1 [9/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 32>: 4.62ns
ST_32: x_assign_1 [8/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 33>: 4.62ns
ST_33: x_assign_1 [7/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 34>: 4.62ns
ST_34: x_assign_1 [6/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 35>: 4.62ns
ST_35: x_assign_1 [5/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 36>: 4.62ns
ST_36: x_assign_1 [4/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 37>: 4.62ns
ST_37: x_assign_1 [3/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 38>: 4.62ns
ST_38: x_assign_1 [2/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6


 <State 39>: 10.70ns
ST_39: x_assign_1 [1/36] 4.62ns
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

ST_39: tmp_6_i [6/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 40>: 6.08ns
ST_40: tmp_V_load_1 [1/1] 0.00ns
:0  %tmp_V_load_1 = load i32* %tmp_V

ST_40: tmp_3_i [6/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_40: tmp_6_i [5/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 41>: 6.08ns
ST_41: tmp_3_i [5/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_41: tmp_6_i [4/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 42>: 6.08ns
ST_42: tmp_3_i [4/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_42: tmp_6_i [3/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 43>: 6.08ns
ST_43: tmp_3_i [3/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_43: tmp_6_i [2/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 44>: 6.08ns
ST_44: tmp_3_i [2/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_44: tmp_6_i [1/6] 6.08ns
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1


 <State 45>: 10.70ns
ST_45: tmp_3_i [1/6] 6.08ns
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

ST_45: res [36/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 46>: 4.62ns
ST_46: res [35/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 47>: 4.62ns
ST_47: res [34/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 48>: 4.62ns
ST_48: res [33/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 49>: 4.62ns
ST_49: res [32/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 50>: 4.62ns
ST_50: res [31/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 51>: 4.62ns
ST_51: res [30/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 52>: 4.62ns
ST_52: res [29/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 53>: 4.62ns
ST_53: res [28/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 54>: 4.62ns
ST_54: res [27/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 55>: 4.62ns
ST_55: res [26/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 56>: 4.62ns
ST_56: res [25/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 57>: 4.62ns
ST_57: res [24/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 58>: 4.62ns
ST_58: res [23/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 59>: 4.62ns
ST_59: res [22/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 60>: 4.62ns
ST_60: res [21/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 61>: 4.62ns
ST_61: res [20/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 62>: 4.62ns
ST_62: res [19/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 63>: 4.62ns
ST_63: res [18/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 64>: 4.62ns
ST_64: res [17/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 65>: 4.62ns
ST_65: res [16/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 66>: 4.62ns
ST_66: res [15/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 67>: 4.62ns
ST_67: res [14/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 68>: 4.62ns
ST_68: res [13/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 69>: 4.62ns
ST_69: res [12/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 70>: 4.62ns
ST_70: res [11/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 71>: 4.62ns
ST_71: res [10/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 72>: 4.62ns
ST_72: res [9/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 73>: 4.62ns
ST_73: res [8/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 74>: 4.62ns
ST_74: res [7/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 75>: 4.62ns
ST_75: res [6/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 76>: 4.62ns
ST_76: res [5/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 77>: 4.62ns
ST_77: res [4/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 78>: 4.62ns
ST_78: res [3/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 79>: 4.62ns
ST_79: res [2/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6


 <State 80>: 6.19ns
ST_80: stg_185 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

ST_80: tmp_4_i [1/1] 0.00ns
:3  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

ST_80: stg_187 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 32, i32 16, [1 x i8]* @p_str1) nounwind

ST_80: stg_188 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_80: res [1/36] 4.62ns
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

ST_80: stg_190 [1/1] 1.57ns
:3  store i32 %res, i32* %tmp_V

ST_80: stg_191 [1/1] 0.00ns
:4  br label %._crit_edge.i

ST_80: empty_7 [1/1] 0.00ns
._crit_edge.i:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp_4_i) nounwind

ST_80: stg_193 [1/1] 0.00ns
._crit_edge.i:4  br label %1


 <State 81>: 4.38ns
ST_81: tmp_V_load [1/1] 0.00ns
power2.exit:0  %tmp_V_load = load i32* %tmp_V

ST_81: stg_195 [1/1] 4.38ns
power2.exit:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_load)

ST_81: stg_196 [1/1] 0.00ns
power2.exit:2  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 39>: 10.7ns
The critical path consists of the following:
	'urem' operation ('x', rsa.cpp:171->rsa.cpp:26) (4.62 ns)
	'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) (6.08 ns)

 <State 45>: 10.7ns
The critical path consists of the following:
	'mul' operation ('tmp_3_i', rsa.cpp:181->rsa.cpp:26) (6.08 ns)
	'urem' operation ('res', rsa.cpp:181->rsa.cpp:26) (4.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
