{"vcs1":{"timestamp_begin":1679795108.167688169, "rt":1.47, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1679795109.693904361, "rt":0.41, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1679795110.156604449, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795107.847195373}
{"VCS_COMP_START_TIME": 1679795107.847195373}
{"VCS_COMP_END_TIME": 1679795110.433823450}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338156}}
{"stitch_vcselab": {"peak_mem": 230984}}
