$date
	Sat Jan 27 17:24:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jump_conditions $end
$var wire 1 ! CE_PC $end
$var reg 2 " JUMP [1:0] $end
$var reg 1 # ZF $end
$scope module jmp $end
$var wire 1 ! CE_PC $end
$var wire 2 $ JUMP [1:0] $end
$var wire 1 # ZF $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#20000
b1 "
b1 $
#40000
1!
b10 "
b10 $
#60000
b11 "
b11 $
#80000
1#
#100000
0!
b0 "
b0 $
#120000
1!
b1 "
b1 $
#140000
0!
b10 "
b10 $
#160000
1!
b11 "
b11 $
#180000
