Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 07:01:32 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #1                                                                                              |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                0.793 |                                                                                                                                                                                             17.393 |                                                                                                                                                               15.517 |
| Logic Delay               | 0.099(13%)           | 4.243(25%)                                                                                                                                                                                         | 3.841(25%)                                                                                                                                                           |
| Net Delay                 | 0.694(87%)           | 13.150(75%)                                                                                                                                                                                        | 11.676(75%)                                                                                                                                                          |
| Clock Skew                |               -0.044 |                                                                                                                                                                                             -0.041 |                                                                                                                                                               -0.224 |
| Slack                     |                5.405 |                                                                                                                                                                                            -11.192 |                                                                                                                                                               -9.499 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 1%              | 12% x 5%                                                                                                                                                                                           | 11% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                             | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                237 |                                                                                                                                                                  166 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                             |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 40 |                                                                                                                                                                   15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                                                                               | sector_ret_18418/C                                                                                                                                                   |
| End Point Pin             | muon_cand_10.pt[0]/D | sector_ret_18418/D                                                                                                                                                                                 | pt_ret_2477/D                                                                                                                                                        |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #2                                                                                              |     WorstPath from Dst     |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                      6.250 |
| Path Delay                |                0.793 |                                                                                                                                                                                             17.387 |                      2.971 |
| Logic Delay               | 0.099(13%)           | 4.241(25%)                                                                                                                                                                                         | 0.362(13%)                 |
| Net Delay                 | 0.694(87%)           | 13.146(75%)                                                                                                                                                                                        | 2.609(87%)                 |
| Clock Skew                |               -0.044 |                                                                                                                                                                                             -0.046 |                     -0.101 |
| Slack                     |                5.405 |                                                                                                                                                                                            -11.191 |                      3.095 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                            |
| Bounding Box Size         | 0% x 1%              | 12% x 5%                                                                                                                                                                                           | 14% x 10%                  |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                             | (1, 1)                     |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                237 |                          4 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed               |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                          3 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                          4 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                   |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                   |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                       |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                       |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                          0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                          0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                          0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 40 |                          1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                          0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | SRL16E/D                   |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                                                                               | roi_ret_7123/C             |
| End Point Pin             | muon_cand_10.pt[0]/D | roi_ret_7123/D                                                                                                                                                                                     | sr_6_7.roi_sr_6_14.roi_1/D |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #3                                                                                              |                                                                           WorstPath from Dst                                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                  6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                             17.317 |                                                                                                                                                                 16.038 |
| Logic Delay               | 0.096(21%)          | 4.449(26%)                                                                                                                                                                                         | 3.713(24%)                                                                                                                                                             |
| Net Delay                 | 0.371(79%)          | 12.868(74%)                                                                                                                                                                                        | 12.325(76%)                                                                                                                                                            |
| Clock Skew                |              -0.061 |                                                                                                                                                                                             -0.116 |                                                                                                                                                                 -0.073 |
| Slack                     |               5.714 |                                                                                                                                                                                            -11.191 |                                                                                                                                                                 -9.944 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                        |
| Bounding Box Size         | 0% x 0%             | 14% x 4%                                                                                                                                                                                           | 15% x 6%                                                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                             | (1, 1)                                                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                225 |                                                                                                                                                                    197 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                     31 |
| Routes                    |                   1 |                                                                                                                                                                                                 37 |                                                                                                                                                                     32 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 FDRE | FDRE LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                               |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                                                                                 40 |                                                                                                                                                                     16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | SRL16E/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                | sector_ret_21064/C                                                                                                                                                     |
| End Point Pin             | muon_cand_5.pt[1]/D | sector_ret_21064/D                                                                                                                                                                                 | sr_6_14.roi_4_sr_6_14.roi_1/D                                                                                                                                          |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                          Path #4                                                                                         |                                                                     WorstPath from Dst                                                                     |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                      6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                   17.328 |                                                                                                                                                     15.500 |
| Logic Delay               | 0.096(21%)          | 4.583(27%)                                                                                                                                                                               | 3.503(23%)                                                                                                                                                 |
| Net Delay                 | 0.371(79%)          | 12.745(73%)                                                                                                                                                                              | 11.997(77%)                                                                                                                                                |
| Clock Skew                |              -0.061 |                                                                                                                                                                                   -0.101 |                                                                                                                                                     -0.119 |
| Slack                     |               5.714 |                                                                                                                                                                                  -11.187 |                                                                                                                                                     -9.377 |
| Timing Exception          |                     |                                                                                                                                                                                          |                                                                                                                                                            |
| Bounding Box Size         | 0% x 0%             | 13% x 4%                                                                                                                                                                                 | 11% x 5%                                                                                                                                                   |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                   | (1, 1)                                                                                                                                                     |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                      221 |                                                                                                                                                        164 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Fixed Route               |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                               |
| Logic Levels              |                   0 |                                                                                                                                                                                       35 |                                                                                                                                                         29 |
| Routes                    |                   1 |                                                                                                                                                                                       35 |                                                                                                                                                         29 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                   |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                   |
| DSP Block                 | None                | None                                                                                                                                                                                     | None                                                                                                                                                       |
| BRAM                      | None                | None                                                                                                                                                                                     | None                                                                                                                                                       |
| IO Crossings              |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| PBlocks                   |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| High Fanout               |                   1 |                                                                                                                                                                                       40 |                                                                                                                                                         16 |
| Dont Touch                |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Mark Debug                |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                      | sector_ret_18552/C                                                                                                                                         |
| End Point Pin             | muon_cand_5.pt[1]/D | sector_ret_18552/D                                                                                                                                                                       | roi_ret_8392/D                                                                                                                                             |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                            Path #5                                                                                            |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                        17.483 |                                                                                                                                                                                   15.973 |
| Logic Delay               | 0.096(21%)          | 4.164(24%)                                                                                                                                                                                    | 4.301(27%)                                                                                                                                                                               |
| Net Delay                 | 0.371(79%)          | 13.319(76%)                                                                                                                                                                                   | 11.672(73%)                                                                                                                                                                              |
| Clock Skew                |              -0.061 |                                                                                                                                                                                         0.056 |                                                                                                                                                                                   -0.294 |
| Slack                     |               5.714 |                                                                                                                                                                                       -11.185 |                                                                                                                                                                                  -10.025 |
| Timing Exception          |                     |                                                                                                                                                                                               |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 0%             | 12% x 4%                                                                                                                                                                                      | 12% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                           226 |                                                                                                                                                                                      172 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                   0 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Routes                    |                   1 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| BRAM                      | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| IO Crossings              |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                            40 |                                                                                                                                                                                       16 |
| Dont Touch                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                           | roi_ret_8079/C                                                                                                                                                                           |
| End Point Pin             | muon_cand_5.pt[1]/D | roi_ret_8079/D                                                                                                                                                                                | roi_ret_8392/D                                                                                                                                                                           |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #6                                                                                              |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                0.793 |                                                                                                                                                                                             17.260 |                                                                                                                                                                         15.997 |
| Logic Delay               | 0.099(13%)           | 4.304(25%)                                                                                                                                                                                         | 4.093(26%)                                                                                                                                                                     |
| Net Delay                 | 0.694(87%)           | 12.956(75%)                                                                                                                                                                                        | 11.904(74%)                                                                                                                                                                    |
| Clock Skew                |               -0.044 |                                                                                                                                                                                             -0.164 |                                                                                                                                                                         -0.077 |
| Slack                     |                5.405 |                                                                                                                                                                                            -11.182 |                                                                                                                                                                         -9.832 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 1%              | 12% x 5%                                                                                                                                                                                           | 12% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                             | (1, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                237 |                                                                                                                                                                            173 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 40 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                                                                               | roi_ret_480/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_10.pt[0]/D | roi_ret_480/D                                                                                                                                                                                      | pt_ret_2477/D                                                                                                                                                                  |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #7                                                                                                 |                                                                           WorstPath from Dst                                                                           |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                  6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                                  17.315 |                                                                                                                                                                 16.042 |
| Logic Delay               | 0.096(21%)          | 4.350(26%)                                                                                                                                                                                              | 3.668(23%)                                                                                                                                                             |
| Net Delay                 | 0.371(79%)          | 12.965(74%)                                                                                                                                                                                             | 12.374(77%)                                                                                                                                                            |
| Clock Skew                |              -0.061 |                                                                                                                                                                                                  -0.106 |                                                                                                                                                                 -0.090 |
| Slack                     |               5.714 |                                                                                                                                                                                                 -11.179 |                                                                                                                                                                 -9.965 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                        |
| Bounding Box Size         | 0% x 0%             | 14% x 4%                                                                                                                                                                                                | 15% x 6%                                                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     257 |                                                                                                                                                                    192 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                     31 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                     32 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                               |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      40 |                                                                                                                                                                     16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | SRL16E/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                     | roi_ret_7180/C                                                                                                                                                         |
| End Point Pin             | muon_cand_5.pt[1]/D | roi_ret_7180/D                                                                                                                                                                                          | sr_6_14.roi_4_sr_6_14.roi_1/D                                                                                                                                          |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #8                                                                                                 |                                                                             WorstPath from Dst                                                                            |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                                  17.329 |                                                                                                                                                                    15.554 |
| Logic Delay               | 0.096(21%)          | 4.312(25%)                                                                                                                                                                                              | 3.734(25%)                                                                                                                                                                |
| Net Delay                 | 0.371(79%)          | 13.017(75%)                                                                                                                                                                                             | 11.820(75%)                                                                                                                                                               |
| Clock Skew                |              -0.061 |                                                                                                                                                                                                  -0.088 |                                                                                                                                                                    -0.161 |
| Slack                     |               5.714 |                                                                                                                                                                                                 -11.175 |                                                                                                                                                                    -9.473 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%             | 14% x 4%                                                                                                                                                                                                | 13% x 6%                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     257 |                                                                                                                                                                       168 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                              |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                  |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                  |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      40 |                                                                                                                                                                        15 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                     | roi_ret_317/C                                                                                                                                                             |
| End Point Pin             | muon_cand_5.pt[1]/D | roi_ret_317/D                                                                                                                                                                                           | pt_ret_2477/D                                                                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                          Path #9                                                                                         |                                                                           WorstPath from Dst                                                                           |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                  6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                   17.387 |                                                                                                                                                                 16.020 |
| Logic Delay               | 0.096(21%)          | 4.469(26%)                                                                                                                                                                               | 3.701(24%)                                                                                                                                                             |
| Net Delay                 | 0.371(79%)          | 12.918(74%)                                                                                                                                                                              | 12.319(76%)                                                                                                                                                            |
| Clock Skew                |              -0.061 |                                                                                                                                                                                   -0.027 |                                                                                                                                                                 -0.188 |
| Slack                     |               5.714 |                                                                                                                                                                                  -11.172 |                                                                                                                                                                -10.041 |
| Timing Exception          |                     |                                                                                                                                                                                          |                                                                                                                                                                        |
| Bounding Box Size         | 0% x 0%             | 13% x 3%                                                                                                                                                                                 | 15% x 7%                                                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                   | (1, 1)                                                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                      220 |                                                                                                                                                                    195 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                                                                       35 |                                                                                                                                                                     31 |
| Routes                    |                   1 |                                                                                                                                                                                       35 |                                                                                                                                                                     32 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                               |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                                                                     | None                                                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                                                                     | None                                                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                                                                       40 |                                                                                                                                                                     16 |
| Dont Touch                |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                                                                        0 |                                                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                   | SRL16E/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                      | sector_ret_1366/C                                                                                                                                                      |
| End Point Pin             | muon_cand_5.pt[1]/D | sector_ret_1366/D                                                                                                                                                                        | sr_6_14.roi_4_sr_6_14.roi_1/D                                                                                                                                          |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #10                                                                                                |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |               0.467 |                                                                                                                                                                                                  17.376 |                                                                                                                                                                              15.661 |
| Logic Delay               | 0.096(21%)          | 4.313(25%)                                                                                                                                                                                              | 4.026(26%)                                                                                                                                                                          |
| Net Delay                 | 0.371(79%)          | 13.063(75%)                                                                                                                                                                                             | 11.635(74%)                                                                                                                                                                         |
| Clock Skew                |              -0.061 |                                                                                                                                                                                                  -0.035 |                                                                                                                                                                              -0.223 |
| Slack                     |               5.714 |                                                                                                                                                                                                 -11.169 |                                                                                                                                                                              -9.642 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                                     |
| Bounding Box Size         | 0% x 0%             | 14% x 4%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     257 |                                                                                                                                                                                 174 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      40 |                                                                                                                                                                                  16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                     | roi_ret_63/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_5.pt[1]/D | roi_ret_63/D                                                                                                                                                                                            | pt_ret_2477/D                                                                                                                                                                       |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 |  31 |  32 |  33 |  34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| clk_user        | 6.250ns     |  2 | 24 | 85 | 98 | 105 | 132 | 176 | 112 | 101 | 66 | 53 | 42 |  4 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


