
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./pll_50mhz.v
Parsing Verilog input from `./pll_50mhz.v' to AST representation.
Storing AST representation for module `$abstract\pll_50mhz'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./ICESugarProMinimal.v
Parsing Verilog input from `./ICESugarProMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1436)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1437)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1438)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1439)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1440)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1441)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1442)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1443)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1444)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1445)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1446)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1447)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1448)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1449)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1450)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1451)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1452)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1453)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1454)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1455)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1456)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1457)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1458)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1459)
Storing AST representation for module `$abstract\ICESugarProMinimal'.
Storing AST representation for module `$abstract\BmbArbiter_1'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\CtrlWithoutPhyBmb'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbUnburstify_2'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbUnburstify'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\Ecp5Sdrx2Phy'.
Storing AST representation for module `$abstract\StreamArbiter_1'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\Core'.
Storing AST representation for module `$abstract\BmbAdapter'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\Backend'.
Storing AST representation for module `$abstract\Tasker'.
Storing AST representation for module `$abstract\Refresher'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_3'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_2'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_1'.
Storing AST representation for module `$abstract\BmbToCorePort'.
Storing AST representation for module `$abstract\BmbAlignedSpliter'.
Storing AST representation for module `$abstract\BmbAligner'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:58.5-58.18.
Warning: wire '\reset' is assigned in a block at ./top.v:63.7-63.20.
./top.v:58: Warning: Identifier `\reset' is implicitly declared.
./top.v:70: Warning: Identifier `\LCD_CLK' is implicitly declared.

5.4.1. Analyzing design hierarchy..
Top module:  \top

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ICESugarProMinimal'.
Generating RTLIL representation for module `\ICESugarProMinimal'.

5.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal

5.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter_1'.
Generating RTLIL representation for module `\BmbArbiter_1'.

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

5.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\CtrlWithoutPhyBmb'.
Generating RTLIL representation for module `\CtrlWithoutPhyBmb'.

5.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

5.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

5.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify_2'.
Generating RTLIL representation for module `\BmbUnburstify_2'.

5.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify'.
Generating RTLIL representation for module `\BmbUnburstify'.

5.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

5.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

5.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

5.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

5.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

5.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

5.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

5.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

5.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

5.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\Ecp5Sdrx2Phy'.
Generating RTLIL representation for module `\Ecp5Sdrx2Phy'.

5.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_50mhz'.
Generating RTLIL representation for module `\pll_50mhz'.

5.4.24. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbArbiter_1
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VexRiscv
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

5.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

5.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\Core'.
Generating RTLIL representation for module `\Core'.

5.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAdapter'.
Generating RTLIL representation for module `\BmbAdapter'.

5.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

5.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

5.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter_1'.
Generating RTLIL representation for module `\StreamArbiter_1'.

5.4.34. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbArbiter_1
Used module:             \StreamArbiter_1
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:             \BmbAdapter
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

5.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

5.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_3'.
Generating RTLIL representation for module `\StreamFifoLowLatency_3'.

5.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_2'.
Generating RTLIL representation for module `\StreamFifoLowLatency_2'.

5.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_1'.
Generating RTLIL representation for module `\StreamFifoLowLatency_1'.

5.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbToCorePort'.
Generating RTLIL representation for module `\BmbToCorePort'.

5.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAlignedSpliter'.
Generating RTLIL representation for module `\BmbAlignedSpliter'.

5.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAligner'.
Generating RTLIL representation for module `\BmbAligner'.

5.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\Backend'.
Generating RTLIL representation for module `\Backend'.

5.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\Tasker'.
Generating RTLIL representation for module `\Tasker'.

5.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\Refresher'.
Generating RTLIL representation for module `\Refresher'.

5.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

5.4.47. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbArbiter_1
Used module:             \StreamArbiter_1
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

5.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

5.4.50. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbArbiter_1
Used module:             \StreamArbiter_1
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.51. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbArbiter_1
Used module:             \StreamArbiter_1
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz
Removing unused module `$abstract\top'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\BmbAligner'.
Removing unused module `$abstract\BmbAlignedSpliter'.
Removing unused module `$abstract\BmbToCorePort'.
Removing unused module `$abstract\StreamFifoLowLatency_1'.
Removing unused module `$abstract\StreamFifoLowLatency_2'.
Removing unused module `$abstract\StreamFifoLowLatency_3'.
Removing unused module `$abstract\Refresher'.
Removing unused module `$abstract\Tasker'.
Removing unused module `$abstract\Backend'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\BmbAdapter'.
Removing unused module `$abstract\Core'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\StreamArbiter_1'.
Removing unused module `$abstract\Ecp5Sdrx2Phy'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbUnburstify'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbUnburstify_2'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\CtrlWithoutPhyBmb'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\BmbArbiter_1'.
Removing unused module `$abstract\ICESugarProMinimal'.
Removing unused module `$abstract\pll_50mhz'.
Removed 45 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:0$697'.
Cleaned up 1 empty switch.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18098$2966 in module BufferCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18237$2965 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18216$2952 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18207$2949 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18200$2948 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18193$2946 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18184$2943 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18177$2942 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18170$2941 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18164$2934 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17209$2929 in module Refresher.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17069$2890 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16759$2828 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16740$2827 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16721$2826 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16682$2786 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16661$2778 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16645$2763 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16620$2740 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16599$2732 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16583$2717 in module Tasker.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16541$2688 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16527$2684 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16510$2681 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16493$2678 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16476$2675 in module Tasker.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16453$2674 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16434$2672 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16372$2616 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16340$2585 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16308$2554 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16276$2523 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16246$2512 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16239$2511 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16210$2510 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16181$2509 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16148$2508 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16142$2501 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15544$2492 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15518$2483 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15506$2482 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15471$2458 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15454$2454 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15437$2451 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15428$2450 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15418$2449 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15388$2447 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15369$2446 in module Backend.
Marked 8 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15345$2445 in module Backend.
Marked 12 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15311$2444 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15288$2443 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15266$2442 in module Backend.
Marked 9 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15239$2441 in module Backend.
Marked 13 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15202$2440 in module Backend.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15183$2439 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15158$2438 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17977$2432 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17959$2430 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17952$2429 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17921$2418 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17902$2412 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17782$2400 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17754$2389 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17656$2378 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17633$2365 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17624$2362 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17617$2361 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17610$2359 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17601$2356 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17594$2355 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17587$2354 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17581$2347 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17504$2344 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17482$2331 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17473$2328 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17466$2327 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17459$2325 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17450$2322 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17443$2321 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17436$2320 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17430$2313 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17356$2310 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17336$2297 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17327$2294 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17320$2293 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17313$2291 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17304$2288 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17297$2287 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17290$2286 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17284$2279 in module StreamFifoLowLatency_3.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14888$2269 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14862$2262 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14843$2260 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14832$2258 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14822$2255 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14693$2233 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14614$2220 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14592$2205 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14563$2203 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12089$2197 in module StreamArbiter_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12378$2175 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12364$2174 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12357$2173 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12243$2170 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12224$2151 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12215$2148 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12208$2147 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12201$2145 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12192$2142 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12185$2141 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12178$2140 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12172$2133 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13174$2127 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13151$2120 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13122$2117 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12765$2099 in module Core.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13297$2096 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13375$2074 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14412$2066 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14373$2042 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14352$2031 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14343$2030 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14336$2029 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14329$2028 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14322$2020 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14310$2011 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14153$1994 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14073$1978 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14063$1975 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14053$1968 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14032$1947 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14016$1943 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14002$1939 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13978$1936 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13966$1924 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13945$1921 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13929$1908 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13898$1903 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13879$1899 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13860$1885 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13828$1863 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13817$1860 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13803$1857 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13793$1856 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13783$1855 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13773$1854 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13758$1853 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13751$1852 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13744$1849 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13734$1846 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13724$1845 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13714$1844 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13701$1843 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13694$1842 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13687$1841 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13680$1840 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13673$1839 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13655$1832 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13648$1831 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13633$1802 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13615$1789 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12004$1780 in module Ecp5Sdrx2Phy.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11155$1770 in module BufferCC_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11131$1769 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11050$1765 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10455$1716 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10445$1706 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10437$1705 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10430$1704 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10421$1703 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10412$1702 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10403$1701 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10383$1691 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10236$1551 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10224$1549 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10209$1548 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10192$1536 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10180$1528 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10173$1525 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10155$1519 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10148$1518 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10139$1517 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10104$1516 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10087$1503 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10076$1502 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10069$1501 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10062$1500 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10050$1496 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10020$1474 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10013$1473 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10003$1472 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9993$1471 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9975$1465 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9919$1457 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9884$1455 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9866$1454 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9849$1451 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9795$1424 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9767$1423 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9736$1401 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9727$1398 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9718$1397 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9694$1392 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9680$1391 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9597$1383 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9580$1382 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9515$1379 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9501$1378 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9487$1374 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9480$1373 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9473$1372 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9466$1370 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9405$1343 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9325$1332 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9306$1331 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9296$1330 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9286$1327 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9278$1324 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9253$1315 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9220$1297 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9210$1296 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9203$1293 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9193$1292 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9096$1271 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9043$1228 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9026$1227 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8885$1204 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8861$1192 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8848$1187 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8833$1183 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8822$1179 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8812$1178 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8803$1172 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8795$1170 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8782$1164 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8768$1162 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8758$1157 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8746$1154 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8731$1147 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8724$1146 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8717$1145 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8710$1144 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8694$1143 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8684$1142 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8677$1141 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8667$1140 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8657$1139 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8633$1138 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8613$1137 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8606$1136 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8596$1135 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8588$1134 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8581$1133 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8573$1132 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8563$1131 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8548$1130 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8539$1129 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8529$1128 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8519$1127 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8507$1126 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8497$1125 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8486$1124 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8473$1123 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8459$1122 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8447$1121 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8440$1120 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8432$1119 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8425$1118 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8418$1117 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8411$1116 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8379$1115 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8371$1104 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8364$1103 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8326$1102 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8283$1101 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8253$1100 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8241$1099 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7493$1075 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7476$1074 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7459$1073 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7349$1066 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5707$851 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5689$850 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5635$833 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5462$829 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5436$827 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5352$812 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5339$802 in module BmbDecoder.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5329$801 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5321$797 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5301$776 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5289$774 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5276$770 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5253$765 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5154$761 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5103$756 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5090$744 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5082$743 in module BmbDecoder_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5069$742 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5061$738 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5041$716 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5026$714 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5010$710 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4994$706 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4960$701 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4817$691 in module BmbOnChipRam.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4790$652 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4482$637 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4701$631 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4684$630 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4677$629 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4663$623 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4655$621 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4647$617 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4638$615 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4630$614 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4618$613 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4610$612 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4599$611 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4343$599 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4327$598 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4320$597 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4307$591 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4299$589 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4291$585 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4282$583 in module BmbUnburstify_2.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4270$582 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4262$581 in module BmbUnburstify_2.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4251$580 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4123$570 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4110$556 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4102$555 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4095$554 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4085$548 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4065$524 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4050$522 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4034$518 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4018$514 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4002$510 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3986$506 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3937$497 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3719$489 in module BmbClint.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3693$480 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3669$468 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3499$451 in module CtrlWithoutPhyBmb.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3486$450 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3460$438 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3106$432 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3034$412 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3010$400 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2797$389 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2782$388 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2768$387 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2754$386 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2738$381 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2724$380 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2708$375 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2700$374 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2693$373 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2677$372 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2644$369 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2620$357 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2391$347 in module BmbArbiter_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2167$341 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2159$340 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1975$333 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1957$331 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1895$320 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1886$317 in module ICESugarProMinimal.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1868$314 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1861$313 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1848$312 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1833$310 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1809$298 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1799$294 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1733$289 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1705$286 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1675$285 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1655$281 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1645$280 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1636$278 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1629$277 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1621$276 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1614$275 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1607$274 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1600$273 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1593$272 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1586$271 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1579$270 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1572$269 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1565$268 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1558$267 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1551$266 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1544$265 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1537$264 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1530$263 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1523$262 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1516$261 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1509$260 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1502$259 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1495$258 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1488$257 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1481$256 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1474$255 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1467$254 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1460$253 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:55$224 in module top.
Removed a total of 0 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 77 redundant assignments.
Promoted 1031 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15850$2924'.
  Set init value: \banks_3_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15846$2923'.
  Set init value: \banks_3_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15842$2922'.
  Set init value: \banks_3_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15838$2921'.
  Set init value: \banks_3_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15834$2920'.
  Set init value: \banks_3_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15821$2919'.
  Set init value: \banks_2_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15817$2918'.
  Set init value: \banks_2_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15813$2917'.
  Set init value: \banks_2_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15809$2916'.
  Set init value: \banks_2_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15805$2915'.
  Set init value: \banks_2_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15792$2914'.
  Set init value: \banks_1_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15788$2913'.
  Set init value: \banks_1_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15784$2912'.
  Set init value: \banks_1_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15780$2911'.
  Set init value: \banks_1_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15776$2910'.
  Set init value: \banks_1_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15763$2909'.
  Set init value: \banks_0_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15759$2908'.
  Set init value: \banks_0_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15755$2907'.
  Set init value: \banks_0_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15751$2906'.
  Set init value: \banks_0_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15747$2905'.
  Set init value: \banks_0_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15738$2904'.
  Set init value: \RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15735$2903'.
  Set init value: \RTW_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15731$2902'.
  Set init value: \WTR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15727$2901'.
  Set init value: \RRD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:15723$2900'.
  Set init value: \RFC_value = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12528$2116'.
  Set init value: \config_phase_write = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12527$2115'.
  Set init value: \config_phase_read = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12526$2114'.
  Set init value: \config_phase_precharge = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12525$2113'.
  Set init value: \config_phase_active = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12524$2112'.
  Set init value: \config_noActive = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12523$2111'.
  Set init value: \config_autoRefresh = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12522$2110'.
  Set init value: \config_REF = 16'0000000000000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12521$2109'.
  Set init value: \config_RFC = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12520$2108'.
  Set init value: \config_RTW = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12519$2107'.
  Set init value: \config_RRD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12518$2106'.
  Set init value: \config_RTP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12517$2105'.
  Set init value: \config_WTR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12516$2104'.
  Set init value: \config_RCD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12515$2103'.
  Set init value: \config_WR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12514$2102'.
  Set init value: \config_RP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12513$2101'.
  Set init value: \config_RAS = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:12512$2100'.
  Set init value: \config_readLatency = 2'00
Found init rule in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13334$2075'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:6778$1768'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:6777$1767'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\JtagBridge.$proc$./ICESugarProMinimal.v:5523$872'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3311$464'.
  Set init value: \_zz_io_config_WR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3310$463'.
  Set init value: \_zz_io_config_WTR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3309$462'.
  Set init value: \_zz_io_config_RTP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3308$461'.
  Set init value: \_zz_io_config_RTW = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3307$460'.
  Set init value: \_zz_io_config_RCD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3306$459'.
  Set init value: \_zz_io_config_RRD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3305$458'.
  Set init value: \_zz_io_config_RFC = 7'0000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3304$457'.
  Set init value: \_zz_io_config_RP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3303$456'.
  Set init value: \_zz_io_config_RAS = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3302$455'.
  Set init value: \_zz_io_config_REF = 16'0000000000000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3301$454'.
  Set init value: \_zz_io_config_readLatency = 2'00
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:367$346'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:365$345'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \clocking_resetn in `\BufferCC_2.$proc$./ICESugarProMinimal.v:11155$1770'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_3.$proc$./ICESugarProMinimal.v:11131$1769'.
Found async reset \system_cpu_debugReset in `\BufferCC_4.$proc$./ICESugarProMinimal.v:5154$761'.

5.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./ICESugarProMinimal.v:18098$2966'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
     1/3: $0\popPtr_value[2:0]
     2/3: $0\pushPtr_value[2:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18216$2952'.
     1/1: $1\popPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18207$2949'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18200$2948'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18193$2946'.
     1/1: $1\pushPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18184$2943'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18177$2942'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18170$2941'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2940
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:18166$2932_DATA[5:0]$2939
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:18166$2932_ADDR[2:0]$2938
Creating decoders for process `\BufferCC_1.$proc$./ICESugarProMinimal.v:18079$2931'.
Creating decoders for process `\Refresher.$proc$./ICESugarProMinimal.v:17209$2929'.
     1/2: $0\value[15:0]
     2/2: $0\pending[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15850$2924'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15846$2923'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15842$2922'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15838$2921'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15834$2920'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15821$2919'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15817$2918'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15813$2917'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15809$2916'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15805$2915'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15792$2914'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15788$2913'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15784$2912'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15780$2911'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15776$2910'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15763$2909'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15759$2908'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15755$2907'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15751$2906'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15747$2905'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15738$2904'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15735$2903'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15731$2902'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15727$2901'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:15723$2900'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:17168$2899'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
     1/24: $0\stations_0_afterBank[1:0] [1]
     2/24: $0\stations_0_afterBank[1:0] [0]
     3/24: $0\stations_0_afterAccess[1:0] [0]
     4/24: $0\stations_0_stronger[1:0] [0]
     5/24: $0\stations_1_afterBank[1:0] [0]
     6/24: $0\stations_1_afterAccess[1:0] [0]
     7/24: $0\stations_1_stronger[1:0] [0]
     8/24: $0\banks_3_active[0:0]
     9/24: $0\banks_2_active[0:0]
    10/24: $0\banks_1_active[0:0]
    11/24: $0\banks_0_active[0:0]
    12/24: $0\arbiter_refreshState[1:0]
    13/24: $0\stations_1_stronger[1:0] [1]
    14/24: $0\stations_1_afterAccess[1:0] [1]
    15/24: $0\writeTockens_0_counter[5:0]
    16/24: $0\stations_1_valid[0:0]
    17/24: $0\stations_0_stronger[1:0] [1]
    18/24: $0\stations_0_afterAccess[1:0] [1]
    19/24: $0\stations_1_afterBank[1:0] [1]
    20/24: $0\stations_0_valid[0:0]
    21/24: $0\inputsArbiter_output_rValid[0:0]
    22/24: $0\inputsArbiter_tocken[4:0]
    23/24: $0\inputsArbiter_state[0:0]
    24/24: $0\writeTockens_0_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
     1/60: $0\stations_1_status_allowRead[0:0]
     2/60: $0\stations_1_status_allowWrite[0:0]
     3/60: $0\stations_1_status_allowActive[0:0]
     4/60: $0\stations_1_status_allowPrecharge[0:0]
     5/60: $0\stations_0_status_allowRead[0:0]
     6/60: $0\stations_0_status_allowWrite[0:0]
     7/60: $0\stations_0_status_allowActive[0:0]
     8/60: $0\stations_0_status_allowPrecharge[0:0]
     9/60: $0\banks_3_RTP_value[3:0]
    10/60: $0\banks_3_RCD_value[3:0]
    11/60: $0\banks_3_RP_value[3:0]
    12/60: $0\banks_3_RAS_value[3:0]
    13/60: $0\banks_3_WR_value[3:0]
    14/60: $0\banks_2_RTP_value[3:0]
    15/60: $0\banks_2_RCD_value[3:0]
    16/60: $0\banks_2_RP_value[3:0]
    17/60: $0\banks_2_RAS_value[3:0]
    18/60: $0\banks_2_WR_value[3:0]
    19/60: $0\banks_1_RTP_value[3:0]
    20/60: $0\banks_1_RCD_value[3:0]
    21/60: $0\banks_1_RP_value[3:0]
    22/60: $0\banks_1_RAS_value[3:0]
    23/60: $0\banks_1_WR_value[3:0]
    24/60: $0\banks_0_RTP_value[3:0]
    25/60: $0\banks_0_RCD_value[3:0]
    26/60: $0\banks_0_RP_value[3:0]
    27/60: $0\banks_0_RAS_value[3:0]
    28/60: $0\banks_0_WR_value[3:0]
    29/60: $0\RP_value[3:0]
    30/60: $0\RTW_value[3:0]
    31/60: $0\WTR_value[3:0]
    32/60: $0\RRD_value[3:0]
    33/60: $0\RFC_value[6:0]
    34/60: $0\stations_1_frustration_counter[3:0]
    35/60: $0\stations_1_offsetLast[3:0]
    36/60: $0\stations_1_offset[3:0]
    37/60: $0\stations_1_context[3:0]
    38/60: $0\stations_1_write[0:0]
    39/60: $0\stations_1_address_row[12:0]
    40/60: $0\stations_1_address_bank[1:0]
    41/60: $0\stations_1_address_column[8:0]
    42/60: $0\stations_1_address_byte[0:0]
    43/60: $0\stations_1_status_bankHit[0:0]
    44/60: $0\stations_1_status_bankActive[0:0]
    45/60: $0\stations_0_frustration_counter[3:0]
    46/60: $0\stations_0_offsetLast[3:0]
    47/60: $0\stations_0_offset[3:0]
    48/60: $0\stations_0_context[3:0]
    49/60: $0\stations_0_write[0:0]
    50/60: $0\stations_0_address_row[12:0]
    51/60: $0\stations_0_address_bank[1:0]
    52/60: $0\stations_0_address_column[8:0]
    53/60: $0\stations_0_address_byte[0:0]
    54/60: $0\stations_0_status_bankHit[0:0]
    55/60: $0\stations_0_status_bankActive[0:0]
    56/60: $0\inputsArbiter_output_rData_length[3:0]
    57/60: $0\inputsArbiter_output_rData_burstLast[0:0]
    58/60: $0\inputsArbiter_output_rData_context[3:0]
    59/60: $0\inputsArbiter_output_rData_address[24:0]
    60/60: $0\inputsArbiter_output_rData_write[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16759$2828'.
     1/3: $3\io_output_refresh[0:0]
     2/3: $2\io_output_refresh[0:0]
     3/3: $1\io_output_refresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16740$2827'.
     1/3: $3\io_output_prechargeAll[0:0]
     2/3: $2\io_output_prechargeAll[0:0]
     3/3: $1\io_output_prechargeAll[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16721$2826'.
     1/3: $3\io_refresh_ready[0:0]
     2/3: $2\io_refresh_ready[0:0]
     3/3: $1\io_refresh_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16707$2812'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16682$2786'.
     1/2: $2\stations_1_frustration_increment[0:0]
     2/2: $1\stations_1_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16661$2778'.
     1/2: $2\stations_1_fire[0:0]
     2/2: $1\stations_1_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16645$2763'.
     1/2: $2\stations_1_inibated[0:0]
     2/2: $1\stations_1_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16620$2740'.
     1/2: $2\stations_0_frustration_increment[0:0]
     2/2: $1\stations_0_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16599$2732'.
     1/2: $2\stations_0_fire[0:0]
     2/2: $1\stations_0_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16583$2717'.
     1/2: $2\stations_0_inibated[0:0]
     2/2: $1\stations_0_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16541$2688'.
     1/6: $6\taskConstructor_s1_status_bankActive[0:0]
     2/6: $5\taskConstructor_s1_status_bankActive[0:0]
     3/6: $4\taskConstructor_s1_status_bankActive[0:0]
     4/6: $3\taskConstructor_s1_status_bankActive[0:0]
     5/6: $2\taskConstructor_s1_status_bankActive[0:0]
     6/6: $1\taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16527$2684'.
     1/4: $4\taskConstructor_s1_status_bankHit[0:0]
     2/4: $3\taskConstructor_s1_status_bankHit[0:0]
     3/4: $2\taskConstructor_s1_status_bankHit[0:0]
     4/4: $1\taskConstructor_s1_status_bankHit[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16510$2681'.
     1/5: $5\taskConstructor_s1_status_allowRead[0:0]
     2/5: $4\taskConstructor_s1_status_allowRead[0:0]
     3/5: $3\taskConstructor_s1_status_allowRead[0:0]
     4/5: $2\taskConstructor_s1_status_allowRead[0:0]
     5/5: $1\taskConstructor_s1_status_allowRead[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16493$2678'.
     1/5: $5\taskConstructor_s1_status_allowWrite[0:0]
     2/5: $4\taskConstructor_s1_status_allowWrite[0:0]
     3/5: $3\taskConstructor_s1_status_allowWrite[0:0]
     4/5: $2\taskConstructor_s1_status_allowWrite[0:0]
     5/5: $1\taskConstructor_s1_status_allowWrite[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16476$2675'.
     1/5: $5\taskConstructor_s1_status_allowActive[0:0]
     2/5: $4\taskConstructor_s1_status_allowActive[0:0]
     3/5: $3\taskConstructor_s1_status_allowActive[0:0]
     4/5: $2\taskConstructor_s1_status_allowActive[0:0]
     5/5: $1\taskConstructor_s1_status_allowActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16453$2674'.
     1/7: $7\taskConstructor_s1_status_allowPrecharge[0:0]
     2/7: $6\taskConstructor_s1_status_allowPrecharge[0:0]
     3/7: $5\taskConstructor_s1_status_allowPrecharge[0:0]
     4/7: $4\taskConstructor_s1_status_allowPrecharge[0:0]
     5/7: $3\taskConstructor_s1_status_allowPrecharge[0:0]
     6/7: $2\taskConstructor_s1_status_allowPrecharge[0:0]
     7/7: $1\taskConstructor_s1_status_allowPrecharge[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16434$2672'.
     1/1: $1\inputsArbiter_output_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16372$2616'.
     1/2: $2\banks_3_activeNext[0:0]
     2/2: $1\banks_3_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16340$2585'.
     1/2: $2\banks_2_activeNext[0:0]
     2/2: $1\banks_2_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16308$2554'.
     1/2: $2\banks_1_activeNext[0:0]
     2/2: $1\banks_1_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16276$2523'.
     1/2: $2\banks_0_activeNext[0:0]
     2/2: $1\banks_0_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16246$2512'.
     1/4: $4\readyForRefresh[0:0]
     2/4: $3\readyForRefresh[0:0]
     3/4: $2\readyForRefresh[0:0]
     4/4: $1\readyForRefresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16239$2511'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
     1/4: $1\_zz_when_Tasker_l97_2[0:0]
     2/4: $1\_zz_when_Tasker_l96_2[0:0]
     3/4: $1\_zz_when_Tasker_l95_2[0:0]
     4/4: $1\_zz_when_Tasker_l94_2[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
     1/4: $1\_zz_when_Tasker_l97_1[0:0]
     2/4: $1\_zz_when_Tasker_l96_1[0:0]
     3/4: $1\_zz_when_Tasker_l95_1[0:0]
     4/4: $1\_zz_when_Tasker_l94_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
     1/5: $1\_zz_when_Tasker_l97[0:0]
     2/5: $1\_zz_when_Tasker_l96[0:0]
     3/5: $1\_zz_when_Tasker_l95[0:0]
     4/5: $1\_zz_when_Tasker_l94[0:0]
     5/5: $1\_zz_taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
     1/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2507
     2/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_DATA[12:0]$2506
     3/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_ADDR[1:0]$2505
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
     1/1: $0\rspPipeline_debugData[31:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
     1/9: $0\rspPop_valid[0:0]
     2/9: $0\_zz_rspPipeline_readHistory_7[0:0]
     3/9: $0\_zz_rspPipeline_readHistory_6[0:0]
     4/9: $0\_zz_rspPipeline_readHistory_5[0:0]
     5/9: $0\_zz_rspPipeline_readHistory_4[0:0]
     6/9: $0\_zz_rspPipeline_readHistory_3[0:0]
     7/9: $0\_zz_rspPipeline_readHistory_2[0:0]
     8/9: $0\_zz_rspPipeline_readHistory_1[0:0]
     9/9: $0\_zz_writePipeline_writeHistory_1_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15518$2483'.
     1/2: $2\rspPipeline_input_payload_write[0:0]
     2/2: $1\rspPipeline_input_payload_write[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15506$2482'.
     1/2: $2\rspPipeline_input_valid[0:0]
     2/2: $1\rspPipeline_input_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15485$2466'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15471$2458'.
     1/1: $1\rspPipeline_beatCounter_willIncrement[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15454$2454'.
     1/1: $1\io_phy_readEnable[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15437$2451'.
     1/1: $1\io_phy_phases_1_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15428$2450'.
     1/1: $1\io_phy_phases_0_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15418$2449'.
     1/1: $1\io_writeDatas_0_ready[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15412$2448'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15388$2447'.
     1/6: $6\io_phy_phases_1_WEn[0:0]
     2/6: $5\io_phy_phases_1_WEn[0:0]
     3/6: $4\io_phy_phases_1_WEn[0:0]
     4/6: $3\io_phy_phases_1_WEn[0:0]
     5/6: $2\io_phy_phases_1_WEn[0:0]
     6/6: $1\io_phy_phases_1_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15369$2446'.
     1/6: $6\io_phy_phases_1_CASn[0:0]
     2/6: $5\io_phy_phases_1_CASn[0:0]
     3/6: $4\io_phy_phases_1_CASn[0:0]
     4/6: $3\io_phy_phases_1_CASn[0:0]
     5/6: $2\io_phy_phases_1_CASn[0:0]
     6/6: $1\io_phy_phases_1_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15345$2445'.
     1/8: $8\io_phy_phases_1_RASn[0:0]
     2/8: $7\io_phy_phases_1_RASn[0:0]
     3/8: $6\io_phy_phases_1_RASn[0:0]
     4/8: $5\io_phy_phases_1_RASn[0:0]
     5/8: $4\io_phy_phases_1_RASn[0:0]
     6/8: $3\io_phy_phases_1_RASn[0:0]
     7/8: $2\io_phy_phases_1_RASn[0:0]
     8/8: $1\io_phy_phases_1_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15311$2444'.
     1/12: $12\io_phy_phases_1_CSn[0:0]
     2/12: $11\io_phy_phases_1_CSn[0:0]
     3/12: $10\io_phy_phases_1_CSn[0:0]
     4/12: $9\io_phy_phases_1_CSn[0:0]
     5/12: $8\io_phy_phases_1_CSn[0:0]
     6/12: $7\io_phy_phases_1_CSn[0:0]
     7/12: $6\io_phy_phases_1_CSn[0:0]
     8/12: $5\io_phy_phases_1_CSn[0:0]
     9/12: $4\io_phy_phases_1_CSn[0:0]
    10/12: $3\io_phy_phases_1_CSn[0:0]
    11/12: $2\io_phy_phases_1_CSn[0:0]
    12/12: $1\io_phy_phases_1_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15288$2443'.
     1/7: $7\io_phy_phases_0_WEn[0:0]
     2/7: $6\io_phy_phases_0_WEn[0:0]
     3/7: $5\io_phy_phases_0_WEn[0:0]
     4/7: $4\io_phy_phases_0_WEn[0:0]
     5/7: $3\io_phy_phases_0_WEn[0:0]
     6/7: $2\io_phy_phases_0_WEn[0:0]
     7/7: $1\io_phy_phases_0_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15266$2442'.
     1/7: $7\io_phy_phases_0_CASn[0:0]
     2/7: $6\io_phy_phases_0_CASn[0:0]
     3/7: $5\io_phy_phases_0_CASn[0:0]
     4/7: $4\io_phy_phases_0_CASn[0:0]
     5/7: $3\io_phy_phases_0_CASn[0:0]
     6/7: $2\io_phy_phases_0_CASn[0:0]
     7/7: $1\io_phy_phases_0_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15239$2441'.
     1/9: $9\io_phy_phases_0_RASn[0:0]
     2/9: $8\io_phy_phases_0_RASn[0:0]
     3/9: $7\io_phy_phases_0_RASn[0:0]
     4/9: $6\io_phy_phases_0_RASn[0:0]
     5/9: $5\io_phy_phases_0_RASn[0:0]
     6/9: $4\io_phy_phases_0_RASn[0:0]
     7/9: $3\io_phy_phases_0_RASn[0:0]
     8/9: $2\io_phy_phases_0_RASn[0:0]
     9/9: $1\io_phy_phases_0_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15202$2440'.
     1/13: $13\io_phy_phases_0_CSn[0:0]
     2/13: $12\io_phy_phases_0_CSn[0:0]
     3/13: $11\io_phy_phases_0_CSn[0:0]
     4/13: $10\io_phy_phases_0_CSn[0:0]
     5/13: $9\io_phy_phases_0_CSn[0:0]
     6/13: $8\io_phy_phases_0_CSn[0:0]
     7/13: $7\io_phy_phases_0_CSn[0:0]
     8/13: $6\io_phy_phases_0_CSn[0:0]
     9/13: $5\io_phy_phases_0_CSn[0:0]
    10/13: $4\io_phy_phases_0_CSn[0:0]
    11/13: $3\io_phy_phases_0_CSn[0:0]
    12/13: $2\io_phy_phases_0_CSn[0:0]
    13/13: $1\io_phy_phases_0_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15183$2439'.
     1/5: $5\io_phy_BA[1:0]
     2/5: $4\io_phy_BA[1:0]
     3/5: $3\io_phy_BA[1:0]
     4/5: $2\io_phy_BA[1:0]
     5/5: $1\io_phy_BA[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:15158$2438'.
     1/12: $6\io_phy_ADDR[12:0]
     2/12: $5\io_phy_ADDR[12:0] [12:11]
     3/12: $5\io_phy_ADDR[12:0] [9:0]
     4/12: $5\io_phy_ADDR[12:0] [10]
     5/12: $4\io_phy_ADDR[12:0] [12:11]
     6/12: $4\io_phy_ADDR[12:0] [9:0]
     7/12: $4\io_phy_ADDR[12:0] [10]
     8/12: $3\io_phy_ADDR[12:0]
     9/12: $2\io_phy_ADDR[12:0] [12:11]
    10/12: $2\io_phy_ADDR[12:0] [9:0]
    11/12: $2\io_phy_ADDR[12:0] [10]
    12/12: $1\io_phy_ADDR[10:10]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:18053$2435'.
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:18048$2434'.
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17977$2432'.
     1/2: $0\cmdLogic_firstSplit[0:0]
     2/2: $0\cmdLogic_beatCounter[2:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17959$2430'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17952$2429'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17921$2418'.
     1/1: $1\_zz_io_output_cmd_payload_fragment_length[4:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17902$2412'.
     1/1: $1\cmdLogic_addressBase[4:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17782$2400'.
     1/2: $0\rspPendingCounter[5:0]
     2/2: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17754$2389'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
     1/3: $0\popPtr_value[3:0]
     2/3: $0\pushPtr_value[3:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17633$2365'.
     1/1: $1\popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17624$2362'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17617$2361'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17610$2359'.
     1/1: $1\pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17601$2356'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17594$2355'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17587$2354'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2353
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:17583$2345_DATA[34:0]$2352
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:17583$2345_ADDR[3:0]$2351
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17482$2331'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17473$2328'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17466$2327'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17459$2325'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17450$2322'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17443$2321'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17436$2320'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2319
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:17432$2311_DATA[36:0]$2318
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:17432$2311_ADDR[4:0]$2317
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17336$2297'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17327$2294'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17320$2293'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17313$2291'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17304$2288'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17297$2287'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17290$2286'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2285
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:17286$2277_DATA[35:0]$2284
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:17286$2277_ADDR[4:0]$2283
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14934$2273'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14862$2262'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14843$2260'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14832$2258'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14822$2255'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
     1/9: $2$lookahead\stateMachine_shifter$2232[7:0]$2246
     2/9: $2$bitselwrite$data$./ICESugarProMinimal.v:14720$2200[7:0]$2245
     3/9: $2$bitselwrite$mask$./ICESugarProMinimal.v:14720$2199[7:0]$2244
     4/9: $1$lookahead\stateMachine_shifter$2232[7:0]$2242
     5/9: $1$bitselwrite$data$./ICESugarProMinimal.v:14720$2200[7:0]$2241
     6/9: $1$bitselwrite$mask$./ICESugarProMinimal.v:14720$2199[7:0]$2240
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14592$2205'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14563$2203'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12102$2198'.
     1/2: $0\maskLocked_1[0:0]
     2/2: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12089$2197'.
     1/1: $0\locked[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:12378$2175'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:12364$2174'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:12357$2173'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12224$2151'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12215$2148'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12208$2147'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12201$2145'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12192$2142'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12185$2141'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12178$2140'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
     1/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2139
     2/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_DATA[7:0]$2138
     3/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_ADDR[3:0]$2137
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:12166$2131'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
     1/12: $0\cmdAddress_rData_length[3:0]
     2/12: $0\cmdAddress_rData_burstLast[0:0]
     3/12: $0\cmdAddress_rData_context[3:0]
     4/12: $0\cmdAddress_rData_address[24:0]
     5/12: $0\cmdAddress_rData_write[0:0]
     6/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_context[3:0]
     7/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_mask[3:0]
     8/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_data[31:0]
     9/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_length[4:0]
    10/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_address[24:0]
    11/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_opcode[0:0]
    12/12: $0\inputLogic_spliter_io_output_cmd_rData_last[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
     1/3: $0\_zz_io_output_writeDataTocken[0:0]
     2/3: $0\cmdAddress_rValid[0:0]
     3/3: $0\inputLogic_spliter_io_output_cmd_rValid[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13151$2120'.
     1/1: $1\cmdAddress_ready[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13122$2117'.
     1/1: $1\inputLogic_spliter_io_output_cmd_ready[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12528$2116'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12527$2115'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12526$2114'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12525$2113'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12524$2112'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12523$2111'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12522$2110'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12521$2109'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12520$2108'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12519$2107'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12518$2106'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12517$2105'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12516$2104'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12515$2103'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12514$2102'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12513$2101'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12512$2100'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
     1/10: $0\tasker_1_io_output_stage_refresh[0:0]
     2/10: $0\tasker_1_io_output_stage_prechargeAll[0:0]
     3/10: $0\tasker_1_io_output_stage_ports_1_active[0:0]
     4/10: $0\tasker_1_io_output_stage_ports_1_precharge[0:0]
     5/10: $0\tasker_1_io_output_stage_ports_1_write[0:0]
     6/10: $0\tasker_1_io_output_stage_ports_1_read[0:0]
     7/10: $0\tasker_1_io_output_stage_ports_0_active[0:0]
     8/10: $0\tasker_1_io_output_stage_ports_0_precharge[0:0]
     9/10: $0\tasker_1_io_output_stage_ports_0_write[0:0]
    10/10: $0\tasker_1_io_output_stage_ports_0_read[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:13310$2097'.
     1/2: $0\maskLocked_1[0:0]
     2/2: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:13297$2096'.
     1/1: $0\locked[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13334$2075'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13375$2074'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14373$2042'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14352$2031'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14343$2030'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14336$2029'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14329$2028'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2026
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_DATA[21:0]$2025
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_ADDR[6:0]$2024
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14316$2018'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
     1/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2017
     2/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_DATA[31:0]$2016
     3/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_ADDR[9:0]$2015
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14073$1978'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14063$1975'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14053$1968'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14032$1947'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14016$1943'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:14002$1939'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13978$1936'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13966$1924'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13945$1921'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13929$1908'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13898$1903'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13879$1899'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13860$1885'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13828$1863'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13817$1860'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13803$1857'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13793$1856'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13783$1855'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13773$1854'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13758$1853'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13751$1852'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13744$1849'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13734$1846'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13724$1845'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13714$1844'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13701$1843'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13694$1842'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13687$1841'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13680$1840'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13673$1839'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13655$1832'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13648$1831'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
     1/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1830
     2/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_DATA[7:0]$1829
     3/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_ADDR[9:0]$1828
     4/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1826
     5/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_DATA[7:0]$1825
     6/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_ADDR[9:0]$1824
     7/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1822
     8/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_DATA[7:0]$1821
     9/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_ADDR[9:0]$1820
    10/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1818
    11/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_DATA[7:0]$1817
    12/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_ADDR[9:0]$1816
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13621$1796'.
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1795
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_DATA[21:0]$1794
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_ADDR[6:0]$1793
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:12004$1780'.
     1/1: $0\io_ctrl_writeEnable_delay_1[0:0]
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11998$1779'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11957$1777'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11938$1776'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11886$1775'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11874$1774'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11832$1773'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11788$1772'.
Creating decoders for process `\BufferCC_2.$proc$./ICESugarProMinimal.v:11155$1770'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_3.$proc$./ICESugarProMinimal.v:11131$1769'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6778$1768'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6777$1767'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
     1/38: $0\execute_CsrPlugin_wfiWake[0:0]
     2/38: $0\CsrPlugin_hadException[0:0]
     3/38: $0\CsrPlugin_interrupt_valid[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10445$1706'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10437$1705'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10430$1704'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10421$1703'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10412$1702'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10403$1701'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10383$1691'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10236$1551'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10224$1549'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10209$1548'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10192$1536'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10180$1528'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10173$1525'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10155$1519'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10148$1518'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10139$1517'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1516'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10087$1503'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10076$1502'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10069$1501'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10062$1500'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10050$1496'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10020$1474'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10013$1473'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10003$1472'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9993$1471'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1465'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9949$1461'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9934$1460'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9919$1457'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9896$1456'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9884$1455'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9866$1454'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9849$1451'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1424'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9767$1423'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9762$1421'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9736$1401'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9727$1398'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1397'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9694$1392'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9680$1391'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9642$1390'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9606$1387'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9597$1383'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9580$1382'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9557$1381'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9533$1380'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1379'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9501$1378'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9487$1374'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9480$1373'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9473$1372'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9466$1370'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9405$1343'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9385$1342'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9356$1339'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9346$1336'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9325$1332'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9306$1331'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9296$1330'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9286$1327'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9278$1324'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9253$1315'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9220$1297'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9210$1296'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9203$1293'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9193$1292'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9175$1283'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9151$1279'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9136$1278'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9111$1272'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9096$1271'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9061$1229'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9043$1228'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9026$1227'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9010$1225'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8995$1224'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8988$1223'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8969$1222'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8954$1221'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8942$1220'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8885$1204'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8861$1192'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8848$1187'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8833$1183'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8822$1179'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8812$1178'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1172'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8795$1170'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8782$1164'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8768$1162'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8758$1157'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8746$1154'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8731$1147'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8724$1146'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8717$1145'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8710$1144'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8694$1143'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8684$1142'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8677$1141'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8667$1140'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8657$1139'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8633$1138'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8613$1137'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8606$1136'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8596$1135'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8588$1134'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8581$1133'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8573$1132'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8563$1131'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8548$1130'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8539$1129'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8529$1128'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8519$1127'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8507$1126'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8497$1125'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8486$1124'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8473$1123'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8459$1122'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8447$1121'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8440$1120'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8432$1119'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8425$1118'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8418$1117'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8411$1116'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8379$1115'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8371$1104'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8364$1103'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8326$1102'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8283$1101'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8253$1100'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8241$1099'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7493$1075'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7476$1074'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1073'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1072
     2/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_DATA[31:0]$1071
     3/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_ADDR[4:0]$1070
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5523$872'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5786$871'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5707$851'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5689$850'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:5635$833'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5462$829'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
     1/4: $0\logic_rspNoHit_counter[2:0]
     2/4: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/4: $0\logic_rspHits_1[0:0]
     4/4: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5352$812'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5339$802'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5329$801'.
     1/2: $2\io_input_rsp_payload_last[0:0]
     2/2: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5321$797'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5301$776'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5289$774'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5276$770'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
     1/3: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     2/3: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     3/3: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BufferCC_4.$proc$./ICESugarProMinimal.v:5154$761'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
     1/6: $0\logic_rspNoHit_counter[2:0]
     2/6: $0\logic_rspNoHit_context[0:0]
     3/6: $0\logic_rspNoHit_singleBeatRsp[0:0]
     4/6: $0\logic_rspHits_2[0:0]
     5/6: $0\logic_rspHits_1[0:0]
     6/6: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5103$756'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5090$744'.
     1/1: $1\io_input_rsp_payload_fragment_context[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5082$743'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5069$742'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5061$738'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5041$716'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5026$714'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5010$710'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4994$706'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[0:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4827$692'.
     1/2: $0\io_bus_cmd_payload_fragment_context_regNextWhen[2:0]
     2/2: $0\io_bus_cmd_payload_fragment_source_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4817$691'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
     1/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$684
     2/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_DATA[7:0]$683
     3/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_ADDR[13:0]$682
     4/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$679
     5/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_DATA[7:0]$678
     6/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_ADDR[13:0]$677
     7/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$674
     8/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_DATA[7:0]$673
     9/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_ADDR[13:0]$672
    10/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$669
    11/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_DATA[7:0]$668
    12/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_ADDR[13:0]$667
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
     1/4: $0\_zz_ramsymbol_read_3[7:0]
     2/4: $0\_zz_ramsymbol_read_2[7:0]
     3/4: $0\_zz_ramsymbol_read_1[7:0]
     4/4: $0\_zz_ramsymbol_read[7:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4778$646'.
Creating decoders for process `\BmbArbiter.$proc$./ICESugarProMinimal.v:4482$637'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
     1/5: $0\buffer_address[31:0] [31:12]
     2/5: $0\buffer_address[31:0] [11:0]
     3/5: $0\buffer_beat[2:0]
     4/5: $0\buffer_context[0:0]
     5/5: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4701$631'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4684$630'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4677$629'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4663$623'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4655$621'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4647$617'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4638$615'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4630$614'.
     1/1: $1\cmdContext_context[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4618$613'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4610$612'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4599$611'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
     1/4: $0\buffer_address[31:0] [31:12]
     2/4: $0\buffer_address[31:0] [11:0]
     3/4: $0\buffer_beat[2:0]
     4/4: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4343$599'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4327$598'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4320$597'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4307$591'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4299$589'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4291$585'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4282$583'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4270$582'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4262$581'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4251$580'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
     1/20: $0\logic_rspNoHit_context[2:0]
     2/20: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/20: $0\logic_rspHits_4[0:0]
     4/20: $0\logic_rspHits_3[0:0]
     5/20: $0\logic_rspHits_2[0:0]
     6/20: $0\logic_rspHits_1[0:0]
     7/20: $0\logic_rspHits_0[0:0]
     8/20: $0\logic_noHitS1[0:0]
     9/20: $0\logic_hitsS1_4[0:0]
    10/20: $0\logic_hitsS1_3[0:0]
    11/20: $0\logic_hitsS1_2[0:0]
    12/20: $0\logic_hitsS1_1[0:0]
    13/20: $0\logic_hitsS1_0[0:0]
    14/20: $0\io_input_cmd_rData_fragment_context[2:0]
    15/20: $0\io_input_cmd_rData_fragment_mask[3:0]
    16/20: $0\io_input_cmd_rData_fragment_data[31:0]
    17/20: $0\io_input_cmd_rData_fragment_length[1:0]
    18/20: $0\io_input_cmd_rData_fragment_address[23:0]
    19/20: $0\io_input_cmd_rData_fragment_opcode[0:0]
    20/20: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4110$556'.
     1/1: $1\io_input_rsp_payload_fragment_context[2:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4102$555'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4095$554'.
     1/1: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4085$548'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4065$524'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4050$522'.
     1/1: $1\io_outputs_4_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4034$518'.
     1/1: $1\io_outputs_3_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4018$514'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4002$510'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3986$506'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[2:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_3[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
     1/6: $0\logic_harts_0_cmp[63:0] [63:32]
     2/6: $0\logic_harts_0_cmp[63:0] [31:0]
     3/6: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
     4/6: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     5/6: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     6/6: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
     1/3: $0\logic_time[63:0]
     2/3: $0\logic_harts_0_softwareInterrupt[0:0]
     3/3: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:3693$480'.
     1/3: $3\factory_rsp_payload_fragment_data[31:0]
     2/3: $2\factory_rsp_payload_fragment_data[31:0]
     3/3: $1\factory_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:3669$468'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3311$464'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3310$463'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3309$462'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3308$461'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3307$460'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3306$459'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3305$458'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3304$457'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3303$456'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3302$455'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3301$454'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
     1/25: $0\_zz_io_soft_cmd_payload_BA[1:0]
     2/25: $0\_zz_io_soft_cmd_payload_ADDR[12:0]
     3/25: $0\_zz_io_soft_cmd_payload_WEn[0:0]
     4/25: $0\_zz_io_soft_cmd_payload_CASn[0:0]
     5/25: $0\_zz_io_soft_cmd_payload_RASn[0:0]
     6/25: $0\_zz_io_soft_cmd_payload_CSn[0:0]
     7/25: $0\_zz_io_config_WR[3:0]
     8/25: $0\_zz_io_config_WTR[3:0]
     9/25: $0\_zz_io_config_RTP[3:0]
    10/25: $0\_zz_io_config_RTW[3:0]
    11/25: $0\_zz_io_config_RCD[3:0]
    12/25: $0\_zz_io_config_RRD[3:0]
    13/25: $0\_zz_io_config_RFC[6:0]
    14/25: $0\_zz_io_config_RP[3:0]
    15/25: $0\_zz_io_config_RAS[3:0]
    16/25: $0\_zz_io_config_REF[15:0]
    17/25: $0\_zz_io_config_readLatency[1:0]
    18/25: $0\_zz_io_config_phase_precharge[0:0]
    19/25: $0\_zz_io_config_phase_active[0:0]
    20/25: $0\_zz_io_config_phase_read[0:0]
    21/25: $0\_zz_io_config_phase_write[0:0]
    22/25: $0\_zz_io_ctrl_rsp_payload_fragment_context[2:0]
    23/25: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    24/25: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    25/25: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
     1/5: $0\_zz_io_soft_cmd_valid_1[0:0]
     2/5: $0\_zz_io_soft_CKE[0:0]
     3/5: $0\_zz_io_config_noActive[0:0]
     4/5: $0\_zz_io_config_autoRefresh[0:0]
     5/5: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3486$450'.
     1/2: $2\_zz_io_soft_cmd_valid[0:0]
     2/2: $1\_zz_io_soft_cmd_valid[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3460$438'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3105$431'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3103$430'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3101$429'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3099$428'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3097$427'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3084$414'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3073$413'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3034$412'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3010$400'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2782$388'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2768$387'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2754$386'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2738$381'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2724$380'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2708$375'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2700$374'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2693$373'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2677$372'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2673$371'.
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2644$369'.
     1/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [5:2]
     2/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [1]
     4/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     5/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [0]
     6/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     7/9: $3\busCtrl_rsp_payload_fragment_data[28:24]
     8/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     9/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2620$357'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\BmbArbiter_1.$proc$./ICESugarProMinimal.v:2391$347'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:367$346'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:365$345'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
     1/43: $0\_zz_io_output_rsp_payload_fragment_context[0:0]
     2/43: $0\_zz_io_output_rsp_payload_fragment_data[31:0]
     3/43: $0\_zz_io_output_rsp_payload_fragment_opcode[0:0]
     4/43: $0\_zz_io_output_rsp_payload_fragment_source[0:0]
     5/43: $0\_zz_io_output_rsp_payload_last[0:0]
     6/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context[0:0]
     7/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[3:0]
     8/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[31:0]
     9/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[4:0]
    10/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[24:0]
    11/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode[0:0]
    12/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source[0:0]
    13/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_last[0:0]
    14/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_context[0:0]
    15/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_mask[3:0]
    16/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_data[31:0]
    17/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_length[4:0]
    18/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_address[24:0]
    19/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_opcode[0:0]
    20/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_source[0:0]
    21/43: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rData_last[0:0]
    22/43: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_context[2:0]
    23/43: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31:0]
    24/43: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0:0]
    25/43: $0\_zz_system_plic_logic_bmb_rsp_payload_last[0:0]
    26/43: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[2:0]
    27/43: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
    28/43: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
    29/43: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
    30/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[2:0]
    31/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
    32/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
    33/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
    34/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    35/43: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    36/43: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    37/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0:0]
    38/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3:0]
    39/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31:0]
    40/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4:0]
    41/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31:0]
    42/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0:0]
    43/43: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
     1/9: $0\system_plic_logic_bridge_coherencyStall_value[0:0]
     2/9: $0\_zz_when_Stream_l342_1[0:0]
     3/9: $0\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rValid[0:0]
     4/9: $0\system_sdramA0_bmb_arbiter_io_output_cmd_rValid[0:0]
     5/9: $0\_zz_system_cpu_externalInterrupt_plic_target_threshold[1:0]
     6/9: $0\_zz_system_plic_logic_bmb_rsp_valid_2[0:0]
     7/9: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
     8/9: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
     9/9: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2159$340'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2155$339'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2145$337'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$335'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1975$333'.
     1/1: $1\_zz_io_bmb_0_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1957$331'.
     1/1: $1\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$320'.
     1/2: $2\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
     2/2: $1\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1886$317'.
     1/1: $1\system_plic_logic_bridge_coherencyStall_valueNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$314'.
     1/4: $4\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     2/4: $3\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     3/4: $2\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     4/4: $1\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$313'.
     1/1: $1\system_plic_logic_bridge_completion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1848$312'.
     1/2: $2\system_plic_logic_bridge_claim_valid[0:0]
     2/2: $1\system_plic_logic_bridge_claim_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1833$310'.
     1/1: $1\system_plic_logic_bus_rsp_payload_fragment_data[1:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1809$298'.
     1/1: $1\_zz_system_plic_logic_bus_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1799$294'.
     1/1: $1\system_plic_logic_bus_readHaltTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1733$289'.
     1/1: $1\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1705$286'.
     1/1: $1\system_cpu_logic_cpu_dBus_rsp_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1675$285'.
     1/1: $1\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1655$281'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1645$280'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1636$278'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1629$277'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1621$276'.
     1/1: $1\_zz_system_phyA_sdram_DQ_15[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1614$275'.
     1/1: $1\_zz_system_phyA_sdram_DQ_14[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1607$274'.
     1/1: $1\_zz_system_phyA_sdram_DQ_13[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1600$273'.
     1/1: $1\_zz_system_phyA_sdram_DQ_12[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1593$272'.
     1/1: $1\_zz_system_phyA_sdram_DQ_11[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1586$271'.
     1/1: $1\_zz_system_phyA_sdram_DQ_10[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1579$270'.
     1/1: $1\_zz_system_phyA_sdram_DQ_9[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1572$269'.
     1/1: $1\_zz_system_phyA_sdram_DQ_8[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1565$268'.
     1/1: $1\_zz_system_phyA_sdram_DQ_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1558$267'.
     1/1: $1\_zz_system_phyA_sdram_DQ_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1551$266'.
     1/1: $1\_zz_system_phyA_sdram_DQ_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1544$265'.
     1/1: $1\_zz_system_phyA_sdram_DQ_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1537$264'.
     1/1: $1\_zz_system_phyA_sdram_DQ_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1530$263'.
     1/1: $1\_zz_system_phyA_sdram_DQ_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1523$262'.
     1/1: $1\_zz_system_phyA_sdram_DQ_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1516$261'.
     1/1: $1\_zz_system_phyA_sdram_DQ[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1509$260'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1502$259'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1495$258'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1488$257'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1481$256'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1474$255'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1467$254'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1460$253'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:55$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

5.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18216$2952'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18207$2949'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18200$2948'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18193$2946'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18184$2943'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18177$2942'.
No latch inferred for signal `\StreamFifoLowLatency.\_zz_1' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18170$2941'.
No latch inferred for signal `\Tasker.\io_output_refresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:16759$2828'.
No latch inferred for signal `\Tasker.\io_output_prechargeAll' from process `\Tasker.$proc$./ICESugarProMinimal.v:16740$2827'.
No latch inferred for signal `\Tasker.\io_refresh_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:16721$2826'.
No latch inferred for signal `\Tasker.\arbiter_selOH' from process `\Tasker.$proc$./ICESugarProMinimal.v:16707$2812'.
No latch inferred for signal `\Tasker.\stations_1_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:16682$2786'.
No latch inferred for signal `\Tasker.\stations_1_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:16661$2778'.
No latch inferred for signal `\Tasker.\stations_1_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:16645$2763'.
No latch inferred for signal `\Tasker.\stations_0_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:16620$2740'.
No latch inferred for signal `\Tasker.\stations_0_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:16599$2732'.
No latch inferred for signal `\Tasker.\stations_0_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:16583$2717'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:16541$2688'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankHit' from process `\Tasker.$proc$./ICESugarProMinimal.v:16527$2684'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowRead' from process `\Tasker.$proc$./ICESugarProMinimal.v:16510$2681'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowWrite' from process `\Tasker.$proc$./ICESugarProMinimal.v:16493$2678'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:16476$2675'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowPrecharge' from process `\Tasker.$proc$./ICESugarProMinimal.v:16453$2674'.
No latch inferred for signal `\Tasker.\inputsArbiter_output_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:16434$2672'.
No latch inferred for signal `\Tasker.\banks_3_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:16372$2616'.
No latch inferred for signal `\Tasker.\banks_2_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:16340$2585'.
No latch inferred for signal `\Tasker.\banks_1_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:16308$2554'.
No latch inferred for signal `\Tasker.\banks_0_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:16276$2523'.
No latch inferred for signal `\Tasker.\readyForRefresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:16246$2512'.
No latch inferred for signal `\Tasker.\_zz_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:16239$2511'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
No latch inferred for signal `\Tasker.\_zz_taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94' from process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95' from process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96' from process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97' from process `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
No latch inferred for signal `\Backend.\rspPipeline_input_payload_write' from process `\Backend.$proc$./ICESugarProMinimal.v:15518$2483'.
No latch inferred for signal `\Backend.\rspPipeline_input_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:15506$2482'.
No latch inferred for signal `\Backend.\rspPipeline_output_payload_fragment_data' from process `\Backend.$proc$./ICESugarProMinimal.v:15485$2466'.
No latch inferred for signal `\Backend.\rspPipeline_beatCounter_willIncrement' from process `\Backend.$proc$./ICESugarProMinimal.v:15471$2458'.
No latch inferred for signal `\Backend.\io_phy_readEnable' from process `\Backend.$proc$./ICESugarProMinimal.v:15454$2454'.
No latch inferred for signal `\Backend.\io_phy_phases_1_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:15437$2451'.
No latch inferred for signal `\Backend.\io_phy_phases_0_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:15428$2450'.
No latch inferred for signal `\Backend.\io_writeDatas_0_ready' from process `\Backend.$proc$./ICESugarProMinimal.v:15418$2449'.
No latch inferred for signal `\Backend.\writePipeline_history_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:15412$2448'.
No latch inferred for signal `\Backend.\io_phy_phases_1_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:15388$2447'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:15369$2446'.
No latch inferred for signal `\Backend.\io_phy_phases_1_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:15345$2445'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:15311$2444'.
No latch inferred for signal `\Backend.\io_phy_phases_0_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:15288$2443'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:15266$2442'.
No latch inferred for signal `\Backend.\io_phy_phases_0_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:15239$2441'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:15202$2440'.
No latch inferred for signal `\Backend.\io_phy_BA' from process `\Backend.$proc$./ICESugarProMinimal.v:15183$2439'.
No latch inferred for signal `\Backend.\io_phy_ADDR' from process `\Backend.$proc$./ICESugarProMinimal.v:15158$2438'.
No latch inferred for signal `\BmbAligner.\io_output_cmd_payload_fragment_length' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:18053$2435'.
No latch inferred for signal `\BmbAligner.\io_output_cmd_payload_fragment_address' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:18048$2434'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_ready' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17959$2430'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_thrown_valid' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17952$2429'.
No latch inferred for signal `\BmbAlignedSpliter.\_zz_io_output_cmd_payload_fragment_length' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17921$2418'.
No latch inferred for signal `\BmbAlignedSpliter.\cmdLogic_addressBase' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17902$2412'.
No latch inferred for signal `\BmbToCorePort.\io_input_cmd_ready' from process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17754$2389'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17633$2365'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17624$2362'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17617$2361'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17610$2359'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17601$2356'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17594$2355'.
No latch inferred for signal `\StreamFifoLowLatency_1.\_zz_1' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17587$2354'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17482$2331'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17473$2328'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17466$2327'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17459$2325'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17450$2322'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17443$2321'.
No latch inferred for signal `\StreamFifoLowLatency_2.\_zz_1' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17436$2320'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17336$2297'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17327$2294'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17320$2293'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17313$2291'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17304$2288'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17297$2287'.
No latch inferred for signal `\StreamFifoLowLatency_3.\_zz_1' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17290$2286'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14862$2262'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14843$2260'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14832$2258'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14822$2255'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14592$2205'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14563$2203'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:12364$2174'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:12357$2173'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12224$2151'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12215$2148'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12208$2147'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12201$2145'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12192$2142'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12185$2141'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:12178$2140'.
No latch inferred for signal `\BmbAdapter.\cmdAddress_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13151$2120'.
No latch inferred for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13122$2117'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:14373$2042'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:14352$2031'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:14343$2030'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:14336$2029'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:14329$2028'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./ICESugarProMinimal.v:14073$1978'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./ICESugarProMinimal.v:14063$1975'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:14053$1968'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./ICESugarProMinimal.v:14032$1947'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./ICESugarProMinimal.v:14016$1943'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:14002$1939'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13978$1936'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./ICESugarProMinimal.v:13966$1924'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./ICESugarProMinimal.v:13945$1921'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./ICESugarProMinimal.v:13929$1908'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:13898$1903'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13879$1899'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./ICESugarProMinimal.v:13860$1885'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:13828$1863'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:13817$1860'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:13803$1857'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:13793$1856'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:13783$1855'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:13773$1854'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13758$1853'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:13751$1852'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./ICESugarProMinimal.v:13744$1849'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13734$1846'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:13724$1845'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:13714$1844'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13701$1843'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:13694$1842'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13687$1841'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:13680$1840'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:13673$1839'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./ICESugarProMinimal.v:13655$1832'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./ICESugarProMinimal.v:13648$1831'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$./ICESugarProMinimal.v:13621$1796'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_1' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11957$1777'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_0' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11938$1776'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQw_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11886$1775'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DM_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11874$1774'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\BA_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11832$1773'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\ADDR_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11788$1772'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10445$1706'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10437$1705'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10430$1704'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10421$1703'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10412$1702'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10403$1701'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10383$1691'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10236$1551'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10224$1549'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10209$1548'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10192$1536'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10180$1528'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10173$1525'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10155$1519'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10148$1518'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10139$1517'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1516'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10087$1503'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10076$1502'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10069$1501'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10062$1500'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10050$1496'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10020$1474'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10013$1473'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10003$1472'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9993$1471'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1465'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9949$1461'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9934$1460'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9919$1457'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9896$1456'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9884$1455'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9866$1454'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9849$1451'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1424'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9767$1423'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9762$1421'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9736$1401'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9727$1398'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1397'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9694$1392'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9680$1391'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9642$1390'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9606$1387'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9597$1383'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9580$1382'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9557$1381'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9533$1380'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1379'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9501$1378'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9487$1374'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9480$1373'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9473$1372'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9466$1370'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9405$1343'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9385$1342'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9356$1339'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9346$1336'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9325$1332'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9306$1331'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9296$1330'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9286$1327'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9278$1324'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9253$1315'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9220$1297'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9210$1296'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9203$1293'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9193$1292'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9175$1283'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9151$1279'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9136$1278'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9111$1272'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9096$1271'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9061$1229'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9043$1228'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9026$1227'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9010$1225'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8995$1224'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8988$1223'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8969$1222'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8954$1221'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8942$1220'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8885$1204'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8861$1192'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8848$1187'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8833$1183'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8822$1179'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8812$1178'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1172'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8795$1170'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8782$1164'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8768$1162'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8758$1157'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8746$1154'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8731$1147'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8724$1146'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8717$1145'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8710$1144'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8694$1143'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8684$1142'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8677$1141'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8667$1140'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8657$1139'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8633$1138'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8613$1137'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8606$1136'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8596$1135'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8588$1134'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8581$1133'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8573$1132'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8563$1131'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8548$1130'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8539$1129'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8529$1128'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8519$1127'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8507$1126'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8497$1125'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8486$1124'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8473$1123'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8459$1122'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8447$1121'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8440$1120'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8432$1119'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8425$1118'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8418$1117'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8411$1116'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8379$1115'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8371$1104'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8364$1103'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8326$1102'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8283$1101'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8253$1100'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8241$1099'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7493$1075'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7476$1074'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1073'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:5707$851'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:5689$850'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:5635$833'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5339$802'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_last' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5329$801'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_valid' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5321$797'.
No latch inferred for signal `\BmbDecoder.\logic_input_ready' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5301$776'.
No latch inferred for signal `\BmbDecoder.\io_outputs_1_cmd_valid' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5289$774'.
No latch inferred for signal `\BmbDecoder.\io_outputs_0_cmd_valid' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5276$770'.
No latch inferred for signal `\BmbDecoder.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
No latch inferred for signal `\BmbDecoder.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
No latch inferred for signal `\BmbDecoder.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5090$744'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5082$743'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5069$742'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5061$738'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5041$716'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_2_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5026$714'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5010$710'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4994$706'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
No latch inferred for signal `\BmbOnChipRam.\_zz_ram_port0' from process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4778$646'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./ICESugarProMinimal.v:4482$637'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4684$630'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_thrown_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4677$629'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_drop' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4663$623'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_last' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4655$621'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4647$617'.
No latch inferred for signal `\BmbUnburstify.\io_input_cmd_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4638$615'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_context' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4630$614'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4618$613'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4610$612'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4599$611'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_rsp_ready' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4327$598'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_rsp_thrown_valid' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4320$597'.
No latch inferred for signal `\BmbUnburstify_2.\cmdContext_drop' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4307$591'.
No latch inferred for signal `\BmbUnburstify_2.\cmdContext_last' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4299$589'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_valid' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4291$585'.
No latch inferred for signal `\BmbUnburstify_2.\io_input_cmd_ready' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4282$583'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4270$582'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4262$581'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4251$580'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4110$556'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4102$555'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4095$554'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4085$548'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4065$524'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_4_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4050$522'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_3_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4034$518'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4018$514'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4002$510'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3986$506'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_3' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./ICESugarProMinimal.v:3693$480'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./ICESugarProMinimal.v:3669$468'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3486$450'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_mapper_rsp_ready' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3460$438'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3105$431'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3103$430'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3101$429'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3099$428'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3097$427'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3084$414'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3073$413'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3034$412'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3010$400'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2782$388'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2768$387'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2754$386'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2738$381'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2724$380'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2708$375'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2700$374'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2693$373'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2677$372'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2673$371'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2644$369'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2620$357'.
No latch inferred for signal `\BmbArbiter_1.\_zz_io_output_rsp_ready' from process `\BmbArbiter_1.$proc$./ICESugarProMinimal.v:2391$347'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_bmb_0_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1975$333'.
No latch inferred for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1957$331'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$320'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_valueNext' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1886$317'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_willIncrement' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$314'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$313'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1848$312'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_rsp_payload_fragment_data' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1833$310'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bus_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1809$298'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_readHaltTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1799$294'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1733$289'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_rsp_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1705$286'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1675$285'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1655$281'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1645$280'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1636$278'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1629$277'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_15' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1621$276'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_14' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1614$275'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_13' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1607$274'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_12' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1600$273'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_11' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1593$272'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_10' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1586$271'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_9' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1579$270'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_8' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1572$269'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1565$268'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1558$267'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1551$266'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1544$265'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1537$264'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1530$263'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1523$262'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1516$261'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1509$260'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1502$259'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1495$258'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1488$257'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1481$256'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1474$255'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1467$254'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1460$253'.

5.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$8602' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8603' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8604' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8605' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8606' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8607' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8608' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./ICESugarProMinimal.v:18098$2966'.
  created $dff cell `$procdff$8609' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./ICESugarProMinimal.v:18098$2966'.
  created $dff cell `$procdff$8610' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\pushPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
  created $dff cell `$procdff$8611' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\popPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
  created $dff cell `$procdff$8612' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
  created $dff cell `$procdff$8613' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:18166$2932_ADDR' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
  created $dff cell `$procdff$8614' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:18166$2932_DATA' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
  created $dff cell `$procdff$8615' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
  created $dff cell `$procdff$8616' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:18079$2931'.
  created $dff cell `$procdff$8617' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:18079$2931'.
  created $dff cell `$procdff$8618' with positive edge clock.
Creating register for signal `\Refresher.\value' using process `\Refresher.$proc$./ICESugarProMinimal.v:17209$2929'.
  created $dff cell `$procdff$8619' with positive edge clock.
Creating register for signal `\Refresher.\pending' using process `\Refresher.$proc$./ICESugarProMinimal.v:17209$2929'.
  created $dff cell `$procdff$8620' with positive edge clock.
Creating register for signal `\Tasker.\allowPrechargeAll_regNext' using process `\Tasker.$proc$./ICESugarProMinimal.v:17168$2899'.
  created $dff cell `$procdff$8621' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8622' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8623' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8624' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8625' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8626' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_ready' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8627' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_state' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8628' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_tocken' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8629' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rValid' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8630' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8631' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8632' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8633' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8634' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8635' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8636' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8637' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8638' with positive edge clock.
Creating register for signal `\Tasker.\arbiter_refreshState' using process `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
  created $dff cell `$procdff$8639' with positive edge clock.
Creating register for signal `\Tasker.\RFC_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8640' with positive edge clock.
Creating register for signal `\Tasker.\RRD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8641' with positive edge clock.
Creating register for signal `\Tasker.\WTR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8642' with positive edge clock.
Creating register for signal `\Tasker.\RTW_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8643' with positive edge clock.
Creating register for signal `\Tasker.\RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8644' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8645' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8646' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8647' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8648' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8649' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8650' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8651' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8652' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8653' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8654' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8655' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8656' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8657' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8658' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8659' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8660' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8661' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8662' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8663' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8664' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8665' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_address' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8666' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8667' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_burstLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8668' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_length' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8669' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8670' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8671' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8672' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8673' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8674' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8675' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8676' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8677' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8678' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8679' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8680' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8681' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8682' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8683' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8684' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8685' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8686' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8687' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8688' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8689' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8690' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8691' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8692' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8693' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8694' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8695' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8696' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8697' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8698' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
  created $dff cell `$procdff$8699' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_ADDR' using process `\Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
  created $dff cell `$procdff$8700' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_DATA' using process `\Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
  created $dff cell `$procdff$8701' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN' using process `\Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
  created $dff cell `$procdff$8702' with positive edge clock.
Creating register for signal `\Backend.\rspPipeline_debugData' using process `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
  created $dff cell `$procdff$8703' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_last' using process `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
  created $dff cell `$procdff$8704' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_data' using process `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
  created $dff cell `$procdff$8705' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_context' using process `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
  created $dff cell `$procdff$8706' with positive edge clock.
Creating register for signal `\Backend.\_zz_writePipeline_writeHistory_1_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8707' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_1' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8708' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_2' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8709' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_3' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8710' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_4' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8711' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_5' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8712' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_6' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8713' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_7' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8714' with positive edge clock.
Creating register for signal `\Backend.\rspPop_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
  created $dff cell `$procdff$8715' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_beatCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17977$2432'.
  created $dff cell `$procdff$8716' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_firstSplit' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17977$2432'.
  created $dff cell `$procdff$8717' with positive edge clock.
Creating register for signal `\BmbToCorePort.\rspPendingCounter' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17782$2400'.
  created $dff cell `$procdff$8718' with positive edge clock.
Creating register for signal `\BmbToCorePort.\io_input_cmd_payload_first' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17782$2400'.
  created $dff cell `$procdff$8719' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\pushPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
  created $dff cell `$procdff$8720' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\popPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
  created $dff cell `$procdff$8721' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\risingOccupancy' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
  created $dff cell `$procdff$8722' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:17583$2345_ADDR' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
  created $dff cell `$procdff$8723' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:17583$2345_DATA' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
  created $dff cell `$procdff$8724' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
  created $dff cell `$procdff$8725' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\pushPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
  created $dff cell `$procdff$8726' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\popPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
  created $dff cell `$procdff$8727' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\risingOccupancy' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
  created $dff cell `$procdff$8728' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:17432$2311_ADDR' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
  created $dff cell `$procdff$8729' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:17432$2311_DATA' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
  created $dff cell `$procdff$8730' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
  created $dff cell `$procdff$8731' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\pushPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
  created $dff cell `$procdff$8732' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\popPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
  created $dff cell `$procdff$8733' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\risingOccupancy' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
  created $dff cell `$procdff$8734' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:17286$2277_ADDR' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
  created $dff cell `$procdff$8735' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:17286$2277_DATA' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
  created $dff cell `$procdff$8736' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
  created $dff cell `$procdff$8737' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14934$2273'.
  created $dff cell `$procdff$8738' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14934$2273'.
  created $dff cell `$procdff$8739' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
  created $dff cell `$procdff$8740' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
  created $dff cell `$procdff$8741' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
  created $dff cell `$procdff$8742' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8743' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8744' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8745' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8746' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./ICESugarProMinimal.v:14720$2199' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8747' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./ICESugarProMinimal.v:14720$2200' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8748' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$2232' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
  created $dff cell `$procdff$8749' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8750' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8751' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8752' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8753' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8754' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8755' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8756' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
  created $dff cell `$procdff$8757' with positive edge clock.
Creating register for signal `\StreamArbiter_1.\maskLocked_0' using process `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12102$2198'.
  created $dff cell `$procdff$8758' with positive edge clock.
Creating register for signal `\StreamArbiter_1.\maskLocked_1' using process `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12102$2198'.
  created $dff cell `$procdff$8759' with positive edge clock.
Creating register for signal `\StreamArbiter_1.\locked' using process `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12089$2197'.
  created $dff cell `$procdff$8760' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:12378$2175'.
  created $dff cell `$procdff$8761' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:12378$2175'.
  created $dff cell `$procdff$8762' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
  created $dff cell `$procdff$8763' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
  created $dff cell `$procdff$8764' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
  created $dff cell `$procdff$8765' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
  created $dff cell `$procdff$8766' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_ADDR' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
  created $dff cell `$procdff$8767' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_DATA' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
  created $dff cell `$procdff$8768' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
  created $dff cell `$procdff$8769' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:12166$2131'.
  created $dff cell `$procdff$8770' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_last' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8771' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_opcode' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8772' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8773' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8774' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_data' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8775' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_mask' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8776' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8777' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_write' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8778' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8779' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8780' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_burstLast' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8781' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8782' with positive edge clock.
Creating register for signal `\BmbAdapter.\io_refresh_regNext' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
  created $dff cell `$procdff$8783' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
  created $dff cell `$procdff$8784' with positive edge clock.
Creating register for signal `\BmbAdapter.\_zz_io_output_writeDataTocken' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
  created $dff cell `$procdff$8785' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
  created $dff cell `$procdff$8786' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_read' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8787' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_write' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8788' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_active' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8789' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8790' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_read' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8791' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_write' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8792' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_active' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8793' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8794' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_prechargeAll' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8795' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_refresh' using process `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
  created $dff cell `$procdff$8796' with positive edge clock.
Creating register for signal `\Core.\config_readLatency' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8797' with positive edge clock.
Creating register for signal `\Core.\config_RAS' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8798' with positive edge clock.
Creating register for signal `\Core.\config_RP' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8799' with positive edge clock.
Creating register for signal `\Core.\config_WR' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8800' with positive edge clock.
Creating register for signal `\Core.\config_RCD' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8801' with positive edge clock.
Creating register for signal `\Core.\config_WTR' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8802' with positive edge clock.
Creating register for signal `\Core.\config_RTP' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8803' with positive edge clock.
Creating register for signal `\Core.\config_RRD' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8804' with positive edge clock.
Creating register for signal `\Core.\config_RTW' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8805' with positive edge clock.
Creating register for signal `\Core.\config_RFC' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8806' with positive edge clock.
Creating register for signal `\Core.\config_REF' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8807' with positive edge clock.
Creating register for signal `\Core.\config_autoRefresh' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8808' with positive edge clock.
Creating register for signal `\Core.\config_noActive' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8809' with positive edge clock.
Creating register for signal `\Core.\config_phase_active' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8810' with positive edge clock.
Creating register for signal `\Core.\config_phase_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8811' with positive edge clock.
Creating register for signal `\Core.\config_phase_read' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8812' with positive edge clock.
Creating register for signal `\Core.\config_phase_write' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8813' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_last' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8814' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8815' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8816' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8817' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8818' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_context' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8819' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_last' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8820' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8821' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8822' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8823' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8824' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_context' using process `\Core.$proc$./ICESugarProMinimal.v:12733$2098'.
  created $dff cell `$procdff$8825' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:13310$2097'.
  created $dff cell `$procdff$8826' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:13310$2097'.
  created $dff cell `$procdff$8827' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:13297$2096'.
  created $dff cell `$procdff$8828' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13375$2074'.
  created $dff cell `$procdff$8829' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
  created $dff cell `$procdff$8830' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
  created $dff cell `$procdff$8831' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
  created $dff cell `$procdff$8832' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
  created $dff cell `$procdff$8833' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
  created $dff cell `$procdff$8834' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
  created $dff cell `$procdff$8835' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
  created $dff cell `$procdff$8836' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
  created $dff cell `$procdff$8837' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
  created $dff cell `$procdff$8838' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
  created $dff cell `$procdff$8839' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
  created $dff cell `$procdff$8840' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
  created $dff cell `$procdff$8841' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
  created $dff cell `$procdff$8842' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
  created $dff cell `$procdff$8843' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
  created $dff cell `$procdff$8844' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
  created $dff cell `$procdff$8845' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
  created $dff cell `$procdff$8846' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14316$2018'.
  created $dff cell `$procdff$8847' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
  created $dff cell `$procdff$8848' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
  created $dff cell `$procdff$8849' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
  created $dff cell `$procdff$8850' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8851' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8852' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8853' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8854' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8855' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8856' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8857' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8858' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
  created $dff cell `$procdff$8859' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8860' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8861' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8862' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8863' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8864' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8865' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8866' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8867' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8868' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8869' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8870' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8871' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8872' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8873' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8874' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8875' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8876' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8877' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8878' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8879' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8880' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8881' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8882' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8883' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8884' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8885' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8886' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8887' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8888' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8889' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8890' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8891' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8892' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8893' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
  created $dff cell `$procdff$8894' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8895' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8896' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8897' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8898' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8899' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8900' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8901' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8902' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8903' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8904' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8905' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
  created $dff cell `$procdff$8906' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
  created $dff cell `$procdff$8907' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
  created $dff cell `$procdff$8908' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
  created $dff cell `$procdff$8909' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
  created $dff cell `$procdff$8910' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
  created $dff cell `$procdff$8911' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
  created $dff cell `$procdff$8912' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
  created $dff cell `$procdff$8913' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\io_ctrl_writeEnable_delay_1' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:12004$1780'.
  created $dff cell `$procdff$8914' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\DQrBuffer' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11998$1779'.
  created $dff cell `$procdff$8915' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnable' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11998$1779'.
  created $dff cell `$procdff$8916' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnableReg' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11998$1779'.
  created $dff cell `$procdff$8917' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:11155$1770'.
  created $adff cell `$procdff$8918' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:11155$1770'.
  created $adff cell `$procdff$8919' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:11131$1769'.
  created $adff cell `$procdff$8920' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:11131$1769'.
  created $adff cell `$procdff$8921' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8922' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8923' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8924' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8925' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8926' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8927' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8928' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
  created $dff cell `$procdff$8929' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8930' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8931' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8932' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8933' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8934' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
  created $dff cell `$procdff$8935' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8936' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8937' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8938' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8939' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8940' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8941' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8942' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8943' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8944' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8945' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8946' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8947' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8948' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8949' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8950' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8951' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8952' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8953' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8954' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8955' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8956' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8957' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8958' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8959' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8960' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8961' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8962' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8963' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8964' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8965' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8966' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8967' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8968' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8969' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8970' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8971' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8972' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8973' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8974' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8975' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8976' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8977' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8978' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8979' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8980' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8981' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8982' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8983' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8984' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8985' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8986' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8987' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8988' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8989' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8990' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8991' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8992' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8993' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8994' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8995' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8996' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8997' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8998' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$8999' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9000' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9001' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9002' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9003' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9004' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9005' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9006' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9007' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9008' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9009' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9010' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9011' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9012' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9013' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9014' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9015' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9016' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9017' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9018' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9019' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9020' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9021' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9022' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9023' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9024' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9025' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9026' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9027' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9028' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9029' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9030' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9031' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9032' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9033' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9034' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
  created $dff cell `$procdff$9035' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9036' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9037' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9038' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9039' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9040' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9041' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9042' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9043' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9044' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9045' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9046' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9047' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9048' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9049' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9050' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9051' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9052' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9053' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9054' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9055' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9056' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9057' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9058' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9059' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9060' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9061' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9062' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9063' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9064' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9065' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9066' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9067' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9068' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9069' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9070' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9071' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9072' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
  created $dff cell `$procdff$9073' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_ADDR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
  created $dff cell `$procdff$9074' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
  created $dff cell `$procdff$9075' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
  created $dff cell `$procdff$9076' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5786$871'.
  created $dff cell `$procdff$9077' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9078' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9079' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9080' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9081' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9082' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9083' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9084' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
  created $dff cell `$procdff$9085' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
  created $dff cell `$procdff$9086' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
  created $dff cell `$procdff$9087' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
  created $dff cell `$procdff$9088' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5462$829'.
  created $dff cell `$procdff$9089' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5462$829'.
  created $dff cell `$procdff$9090' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
  created $dff cell `$procdff$9091' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
  created $dff cell `$procdff$9092' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
  created $dff cell `$procdff$9093' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspHits_0' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
  created $dff cell `$procdff$9094' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspHits_1' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
  created $dff cell `$procdff$9095' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
  created $dff cell `$procdff$9096' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_counter' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
  created $dff cell `$procdff$9097' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspPendingCounter' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5352$812'.
  created $dff cell `$procdff$9098' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_doIt' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:5352$812'.
  created $dff cell `$procdff$9099' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:5154$761'.
  created $adff cell `$procdff$9100' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:5154$761'.
  created $adff cell `$procdff$9101' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9102' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9103' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_2' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9104' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9105' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9106' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_counter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
  created $dff cell `$procdff$9107' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5103$756'.
  created $dff cell `$procdff$9108' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5103$756'.
  created $dff cell `$procdff$9109' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_source_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4827$692'.
  created $dff cell `$procdff$9110' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4827$692'.
  created $dff cell `$procdff$9111' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4817$691'.
  created $dff cell `$procdff$9112' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9113' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9114' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9115' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9116' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9117' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9118' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9119' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9120' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9121' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9122' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9123' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
  created $dff cell `$procdff$9124' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
  created $dff cell `$procdff$9125' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_1' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
  created $dff cell `$procdff$9126' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_2' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
  created $dff cell `$procdff$9127' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_3' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
  created $dff cell `$procdff$9128' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_opcode' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
  created $dff cell `$procdff$9129' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_address' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
  created $dff cell `$procdff$9130' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_beat' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
  created $dff cell `$procdff$9131' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_context' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
  created $dff cell `$procdff$9132' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_valid' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4701$631'.
  created $dff cell `$procdff$9133' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_opcode' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
  created $dff cell `$procdff$9134' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_address' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
  created $dff cell `$procdff$9135' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_beat' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
  created $dff cell `$procdff$9136' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_valid' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4343$599'.
  created $dff cell `$procdff$9137' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9138' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9139' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9140' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9141' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9142' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9143' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9144' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9145' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9146' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9147' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9148' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9149' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9150' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9151' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9152' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9153' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9154' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9155' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9156' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
  created $dff cell `$procdff$9157' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
  created $dff cell `$procdff$9158' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
  created $dff cell `$procdff$9159' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
  created $dff cell `$procdff$9160' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9161' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9162' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9163' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9164' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_cmp' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9165' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_timerInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
  created $dff cell `$procdff$9166' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
  created $dff cell `$procdff$9167' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
  created $dff cell `$procdff$9168' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_softwareInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
  created $dff cell `$procdff$9169' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_last' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9170' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9171' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9172' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9173' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_write' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9174' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_read' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9175' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_active' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9176' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_precharge' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9177' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_readLatency' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9178' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_REF' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9179' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RAS' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9180' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9181' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RFC' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9182' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RRD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9183' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RCD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9184' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTW' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9185' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9186' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WTR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9187' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9188' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CSn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9189' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_RASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9190' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9191' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_WEn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9192' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_ADDR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9193' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_BA' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
  created $dff cell `$procdff$9194' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_valid_2' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
  created $dff cell `$procdff$9195' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_autoRefresh' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
  created $dff cell `$procdff$9196' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_noActive' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
  created $dff cell `$procdff$9197' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid_1' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
  created $dff cell `$procdff$9198' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_CKE' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
  created $dff cell `$procdff$9199' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9200' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9201' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9202' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9203' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9204' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9205' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9206' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9207' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9208' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9209' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9210' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9211' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9212' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9213' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
  created $dff cell `$procdff$9214' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9215' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9216' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9217' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9218' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9219' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9220' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9221' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9222' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
  created $dff cell `$procdff$9223' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
  created $dff cell `$procdff$9224' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
  created $dff cell `$procdff$9225' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
  created $dff cell `$procdff$9226' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
  created $dff cell `$procdff$9227' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
  created $dff cell `$procdff$9228' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9229' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9230' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9231' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9232' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9233' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9234' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
  created $dff cell `$procdff$9235' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9236' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9237' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9238' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9239' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9240' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9241' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9242' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9243' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9244' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9245' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9246' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9247' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9248' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9249' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9250' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9251' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9252' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9253' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9254' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9255' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9256' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9257' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9258' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_valid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9259' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9260' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9261' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9262' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9263' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9264' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9265' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9266' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9267' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9268' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9269' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9270' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9271' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9272' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9273' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9274' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9275' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_output_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9276' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_output_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9277' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_output_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9278' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_output_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9279' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_output_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
  created $dff cell `$procdff$9280' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9281' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9282' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9283' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_valid_2' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9284' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_value' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9285' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_threshold' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9286' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9287' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9288' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_when_Stream_l342_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
  created $dff cell `$procdff$9289' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2159$340'.
  created $dff cell `$procdff$9290' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_debugReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2155$339'.
  created $dff cell `$procdff$9291' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2145$337'.
  created $dff cell `$procdff$9292' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2145$337'.
  created $dff cell `$procdff$9293' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$335'.
  created $dff cell `$procdff$9294' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$335'.
  created $dff cell `$procdff$9295' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:55$224'.
  created $dff cell `$procdff$9296' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:55$224'.
  created $dff cell `$procdff$9297' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:55$224'.
  created $dff cell `$procdff$9298' with positive edge clock.

5.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./ICESugarProMinimal.v:18098$2966'.
Removing empty process `BufferCC.$proc$./ICESugarProMinimal.v:18098$2966'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18237$2965'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18216$2952'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18216$2952'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18207$2949'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18207$2949'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18200$2948'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18200$2948'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18193$2946'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18193$2946'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18184$2943'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18184$2943'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18177$2942'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18177$2942'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18170$2941'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18170$2941'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:18164$2934'.
Removing empty process `BufferCC_1.$proc$./ICESugarProMinimal.v:18079$2931'.
Found and cleaned up 5 empty switches in `\Refresher.$proc$./ICESugarProMinimal.v:17209$2929'.
Removing empty process `Refresher.$proc$./ICESugarProMinimal.v:17209$2929'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15850$2924'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15846$2923'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15842$2922'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15838$2921'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15834$2920'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15821$2919'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15817$2918'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15813$2917'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15809$2916'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15805$2915'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15792$2914'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15788$2913'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15784$2912'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15780$2911'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15776$2910'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15763$2909'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15759$2908'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15755$2907'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15751$2906'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15747$2905'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15738$2904'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15735$2903'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15731$2902'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15727$2901'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:15723$2900'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:17168$2899'.
Found and cleaned up 19 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:17069$2890'.
Found and cleaned up 66 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16791$2842'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16759$2828'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16759$2828'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16740$2827'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16740$2827'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16721$2826'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16721$2826'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16707$2812'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16682$2786'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16682$2786'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16661$2778'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16661$2778'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16645$2763'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16645$2763'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16620$2740'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16620$2740'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16599$2732'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16599$2732'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16583$2717'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16583$2717'.
Found and cleaned up 6 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16541$2688'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16541$2688'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16527$2684'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16527$2684'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16510$2681'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16510$2681'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16493$2678'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16493$2678'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16476$2675'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16476$2675'.
Found and cleaned up 7 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16453$2674'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16453$2674'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16434$2672'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16434$2672'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16372$2616'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16372$2616'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16340$2585'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16340$2585'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16308$2554'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16308$2554'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16276$2523'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16276$2523'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:16246$2512'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16246$2512'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16239$2511'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16239$2511'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16210$2510'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16181$2509'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16148$2508'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:16142$2501'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15577$2493'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15544$2492'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15518$2483'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15518$2483'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15506$2482'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15506$2482'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15485$2466'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15471$2458'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15471$2458'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15454$2454'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15454$2454'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15437$2451'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15437$2451'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15428$2450'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15428$2450'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:15418$2449'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15418$2449'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15412$2448'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15388$2447'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15388$2447'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15369$2446'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15369$2446'.
Found and cleaned up 8 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15345$2445'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15345$2445'.
Found and cleaned up 12 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15311$2444'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15311$2444'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15288$2443'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15288$2443'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15266$2442'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15266$2442'.
Found and cleaned up 9 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15239$2441'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15239$2441'.
Found and cleaned up 13 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15202$2440'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15202$2440'.
Found and cleaned up 5 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15183$2439'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15183$2439'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:15158$2438'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:15158$2438'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:18053$2435'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:18048$2434'.
Found and cleaned up 5 empty switches in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17977$2432'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17977$2432'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17959$2430'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17959$2430'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17952$2429'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17952$2429'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17921$2418'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17921$2418'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17902$2412'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:17902$2412'.
Found and cleaned up 2 empty switches in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17782$2400'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:17782$2400'.
Found and cleaned up 1 empty switch in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:17754$2389'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:17754$2389'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17656$2378'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17633$2365'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17633$2365'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17624$2362'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17624$2362'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17617$2361'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17617$2361'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17610$2359'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17610$2359'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17601$2356'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17601$2356'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17594$2355'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17594$2355'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17587$2354'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17587$2354'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:17581$2347'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17504$2344'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17482$2331'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17482$2331'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17473$2328'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17473$2328'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17466$2327'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17466$2327'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17459$2325'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17459$2325'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17450$2322'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17450$2322'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17443$2321'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17443$2321'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17436$2320'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17436$2320'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:17430$2313'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17356$2310'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17336$2297'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17336$2297'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17327$2294'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17327$2294'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17320$2293'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17320$2293'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17313$2291'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17313$2291'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17304$2288'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17304$2288'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17297$2287'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17297$2287'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17290$2286'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17290$2286'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:17284$2279'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14934$2273'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14934$2273'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14888$2269'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14862$2262'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14862$2262'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14843$2260'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14843$2260'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14832$2258'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14832$2258'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:14822$2255'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:14822$2255'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:14693$2233'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:14614$2220'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14592$2205'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:14592$2205'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:14563$2203'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:14563$2203'.
Found and cleaned up 1 empty switch in `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12102$2198'.
Removing empty process `StreamArbiter_1.$proc$./ICESugarProMinimal.v:12102$2198'.
Found and cleaned up 3 empty switches in `\StreamArbiter_1.$proc$./ICESugarProMinimal.v:12089$2197'.
Removing empty process `StreamArbiter_1.$proc$./ICESugarProMinimal.v:12089$2197'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./ICESugarProMinimal.v:12378$2175'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:12378$2175'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:12364$2174'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:12364$2174'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:12357$2173'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:12357$2173'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12243$2170'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12224$2151'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12224$2151'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12215$2148'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12215$2148'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12208$2147'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12208$2147'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12201$2145'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12201$2145'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12192$2142'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12192$2142'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12185$2141'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12185$2141'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12178$2140'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12178$2140'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12172$2133'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:12166$2131'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:12166$2131'.
Found and cleaned up 2 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:13200$2128'.
Found and cleaned up 3 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:13174$2127'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:13151$2120'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:13151$2120'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:13122$2117'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:13122$2117'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12528$2116'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12527$2115'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12526$2114'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12525$2113'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12524$2112'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12523$2111'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12522$2110'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12521$2109'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12520$2108'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12519$2107'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12518$2106'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12517$2105'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12516$2104'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12515$2103'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12514$2102'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12513$2101'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12512$2100'.
Found and cleaned up 1 empty switch in `\Core.$proc$./ICESugarProMinimal.v:12765$2099'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12765$2099'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:12733$2098'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:13310$2097'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:13310$2097'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./ICESugarProMinimal.v:13297$2096'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:13297$2096'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:13334$2075'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13375$2074'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:13375$2074'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:13367$2073'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:13359$2071'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14450$2068'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14412$2066'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14373$2042'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14373$2042'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:14352$2031'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14352$2031'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:14343$2030'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14343$2030'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14336$2029'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14336$2029'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14329$2028'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14329$2028'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14322$2020'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14316$2018'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14316$2018'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:14310$2011'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14153$1994'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14087$1986'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:14073$1978'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14073$1978'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:14063$1975'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14063$1975'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:14053$1968'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14053$1968'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:14032$1947'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14032$1947'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:14016$1943'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14016$1943'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:14002$1939'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:14002$1939'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13978$1936'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13978$1936'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13966$1924'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13966$1924'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13945$1921'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13945$1921'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13929$1908'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13929$1908'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13898$1903'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13898$1903'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13879$1899'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13879$1899'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13860$1885'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13860$1885'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13828$1863'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13828$1863'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13817$1860'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13817$1860'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13803$1857'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13803$1857'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13793$1856'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13793$1856'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13783$1855'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13783$1855'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13773$1854'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13773$1854'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13758$1853'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13758$1853'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13751$1852'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13751$1852'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13744$1849'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13744$1849'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13734$1846'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13734$1846'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13724$1845'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13724$1845'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13714$1844'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13714$1844'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13701$1843'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13701$1843'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13694$1842'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13694$1842'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13687$1841'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13687$1841'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13680$1840'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13680$1840'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13673$1839'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13673$1839'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13655$1832'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13655$1832'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13648$1831'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13648$1831'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13633$1802'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13624$1797'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13621$1796'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:13615$1789'.
Found and cleaned up 1 empty switch in `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:12004$1780'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:12004$1780'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11998$1779'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11957$1777'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11938$1776'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11886$1775'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11874$1774'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11832$1773'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:11788$1772'.
Removing empty process `BufferCC_2.$proc$./ICESugarProMinimal.v:11155$1770'.
Removing empty process `BufferCC_3.$proc$./ICESugarProMinimal.v:11131$1769'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6778$1768'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6777$1767'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11050$1765'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11033$1762'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10716$1735'.
Found and cleaned up 59 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10455$1716'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10445$1706'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10445$1706'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10437$1705'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10437$1705'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10430$1704'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10430$1704'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10421$1703'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10421$1703'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10412$1702'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10412$1702'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10403$1701'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10403$1701'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10383$1691'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10383$1691'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10236$1551'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10236$1551'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10224$1549'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10224$1549'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10209$1548'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10209$1548'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10192$1536'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10192$1536'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10180$1528'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10180$1528'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10173$1525'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10173$1525'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10155$1519'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10155$1519'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10148$1518'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10148$1518'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10139$1517'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10139$1517'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1516'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10104$1516'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10087$1503'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10087$1503'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10076$1502'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10076$1502'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10069$1501'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10069$1501'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10062$1500'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10062$1500'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10050$1496'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10050$1496'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10020$1474'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10020$1474'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10013$1473'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10013$1473'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10003$1472'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10003$1472'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9993$1471'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9993$1471'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1465'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9975$1465'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9949$1461'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9934$1460'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9919$1457'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9919$1457'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9896$1456'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9884$1455'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9884$1455'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9866$1454'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9866$1454'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9849$1451'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9849$1451'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1424'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9795$1424'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9767$1423'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9767$1423'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9762$1421'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9736$1401'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9736$1401'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9727$1398'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9727$1398'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1397'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9718$1397'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9694$1392'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9694$1392'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9680$1391'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9680$1391'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9642$1390'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9606$1387'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9597$1383'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9597$1383'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9580$1382'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9580$1382'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9557$1381'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9533$1380'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1379'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9515$1379'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9501$1378'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9501$1378'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9487$1374'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9487$1374'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9480$1373'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9480$1373'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9473$1372'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9473$1372'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9466$1370'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9466$1370'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9405$1343'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9405$1343'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9385$1342'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9356$1339'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9346$1336'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9325$1332'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9325$1332'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9306$1331'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9306$1331'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9296$1330'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9296$1330'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9286$1327'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9286$1327'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9278$1324'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9278$1324'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9253$1315'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9253$1315'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9220$1297'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9220$1297'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9210$1296'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9210$1296'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9203$1293'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9203$1293'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9193$1292'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9193$1292'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9175$1283'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9151$1279'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9136$1278'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9111$1272'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9096$1271'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9096$1271'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9061$1229'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9043$1228'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9043$1228'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9026$1227'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9026$1227'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9010$1225'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8995$1224'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8988$1223'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8969$1222'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8954$1221'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8942$1220'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8885$1204'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8885$1204'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8861$1192'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8861$1192'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8848$1187'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8848$1187'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8833$1183'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8833$1183'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8822$1179'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8822$1179'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8812$1178'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8812$1178'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1172'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8803$1172'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8795$1170'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8795$1170'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8782$1164'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8782$1164'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8768$1162'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8768$1162'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8758$1157'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8758$1157'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8746$1154'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8746$1154'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8731$1147'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8731$1147'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8724$1146'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8724$1146'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8717$1145'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8717$1145'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8710$1144'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8710$1144'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8694$1143'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8694$1143'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8684$1142'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8684$1142'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8677$1141'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8677$1141'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8667$1140'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8667$1140'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8657$1139'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8657$1139'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8633$1138'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8633$1138'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8613$1137'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8613$1137'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8606$1136'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8606$1136'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8596$1135'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8596$1135'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8588$1134'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8588$1134'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8581$1133'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8581$1133'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8573$1132'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8573$1132'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8563$1131'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8563$1131'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8548$1130'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8548$1130'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8539$1129'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8539$1129'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8529$1128'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8529$1128'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8519$1127'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8519$1127'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8507$1126'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8507$1126'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8497$1125'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8497$1125'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8486$1124'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8486$1124'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8473$1123'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8473$1123'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8459$1122'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8459$1122'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8447$1121'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8447$1121'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8440$1120'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8440$1120'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8432$1119'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8432$1119'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8425$1118'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8425$1118'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8418$1117'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8418$1117'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8411$1116'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8411$1116'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8379$1115'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8379$1115'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8371$1104'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8371$1104'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8364$1103'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8364$1103'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8326$1102'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8326$1102'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8283$1101'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8283$1101'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8253$1100'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8253$1100'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8241$1099'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8241$1099'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7493$1075'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7493$1075'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7476$1074'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7476$1074'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1073'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7459$1073'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7349$1066'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5523$872'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5786$871'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5744$861'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5733$860'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:5707$851'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5707$851'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:5689$850'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5689$850'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./ICESugarProMinimal.v:5635$833'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:5635$833'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:5462$829'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:5462$829'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:5436$827'.
Found and cleaned up 5 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5367$814'.
Found and cleaned up 3 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5352$812'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5352$812'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5339$802'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5339$802'.
Found and cleaned up 2 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5329$801'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5329$801'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5321$797'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5321$797'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5301$776'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5301$776'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5289$774'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5289$774'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5276$770'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5276$770'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:5253$765'.
Removing empty process `BufferCC_4.$proc$./ICESugarProMinimal.v:5154$761'.
Found and cleaned up 6 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5118$758'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5103$756'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5103$756'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5090$744'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5090$744'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5082$743'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5082$743'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5069$742'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5069$742'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5061$738'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5061$738'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5041$716'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5041$716'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5026$714'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5026$714'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5010$710'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5010$710'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4994$706'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:4994$706'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:4960$701'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4827$692'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:4827$692'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4817$691'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:4817$691'.
Found and cleaned up 4 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:4790$652'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:4781$647'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:4778$646'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./ICESugarProMinimal.v:4482$637'.
Removing empty process `BmbArbiter.$proc$./ICESugarProMinimal.v:4482$637'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4716$634'.
Found and cleaned up 4 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4701$631'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4701$631'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4684$630'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4684$630'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4677$629'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4677$629'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4663$623'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4663$623'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4655$621'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4655$621'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4647$617'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4647$617'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4638$615'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4638$615'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4630$614'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4630$614'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4618$613'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4618$613'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4610$612'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4610$612'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:4599$611'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:4599$611'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4358$602'.
Found and cleaned up 4 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4343$599'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4343$599'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4327$598'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4327$598'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4320$597'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4320$597'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4307$591'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4307$591'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4299$589'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4299$589'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4291$585'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4291$585'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4282$583'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4282$583'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4270$582'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4270$582'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4262$581'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4262$581'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4251$580'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:4251$580'.
Found and cleaned up 6 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4145$572'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4123$570'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4110$556'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4110$556'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4102$555'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4102$555'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4095$554'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4095$554'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4085$548'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4085$548'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4065$524'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4065$524'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4050$522'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4050$522'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4034$518'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4034$518'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4018$514'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4018$514'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4002$510'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4002$510'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3986$506'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:3986$506'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:3937$497'.
Found and cleaned up 5 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:3741$492'.
Found and cleaned up 4 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:3719$489'.
Found and cleaned up 3 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:3693$480'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:3693$480'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./ICESugarProMinimal.v:3669$468'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:3669$468'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3311$464'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3310$463'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3309$462'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3308$461'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3307$460'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3306$459'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3305$458'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3304$457'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3303$456'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3302$455'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3301$454'.
Found and cleaned up 11 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3529$453'.
Found and cleaned up 5 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3499$451'.
Found and cleaned up 2 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3486$450'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3486$450'.
Found and cleaned up 1 empty switch in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3460$438'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:3460$438'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3140$434'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3106$432'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3105$431'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3103$430'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3101$429'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3099$428'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3097$427'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3084$414'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3073$413'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:3034$412'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3034$412'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:3010$400'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3010$400'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2857$391'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2797$389'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2782$388'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2782$388'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2768$387'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2768$387'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2754$386'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2754$386'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2738$381'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2738$381'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2724$380'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2724$380'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2708$375'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2708$375'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2700$374'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2700$374'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2693$373'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2693$373'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2677$372'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2677$372'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2673$371'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2644$369'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2644$369'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2620$357'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2620$357'.
Found and cleaned up 1 empty switch in `\BmbArbiter_1.$proc$./ICESugarProMinimal.v:2391$347'.
Removing empty process `BmbArbiter_1.$proc$./ICESugarProMinimal.v:2391$347'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:367$346'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:365$345'.
Found and cleaned up 7 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2222$344'.
Found and cleaned up 13 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2167$341'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2159$340'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2159$340'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2155$339'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2145$337'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2145$337'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$335'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$335'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1975$333'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1975$333'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1957$331'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1957$331'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$320'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$320'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1886$317'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1886$317'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$314'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$314'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$313'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$313'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1848$312'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1848$312'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1833$310'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1833$310'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1809$298'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1809$298'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1799$294'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1799$294'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1733$289'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1733$289'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1705$286'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1705$286'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1675$285'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1675$285'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1655$281'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1655$281'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1645$280'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1645$280'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1636$278'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1636$278'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1629$277'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1629$277'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1621$276'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1621$276'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1614$275'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1614$275'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1607$274'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1607$274'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1600$273'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1600$273'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1593$272'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1593$272'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1586$271'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1586$271'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1579$270'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1579$270'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1572$269'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1572$269'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1565$268'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1565$268'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1558$267'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1558$267'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1551$266'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1551$266'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1544$265'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1544$265'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1537$264'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1537$264'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1530$263'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1530$263'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1523$262'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1523$262'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1516$261'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1516$261'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1509$260'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1509$260'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1502$259'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1502$259'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1495$258'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1495$258'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1488$257'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1488$257'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1481$256'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1481$256'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1474$255'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1474$255'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1467$254'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1467$254'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1460$253'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1460$253'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:55$224'.
Removing empty process `top.$proc$./top.v:55$224'.
Cleaned up 1223 empty switches.

5.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module StreamFifoLowLatency.
Optimizing module BufferCC_1.
Optimizing module Refresher.
<suppressed ~2 debug messages>
Optimizing module Tasker.
<suppressed ~67 debug messages>
Optimizing module Backend.
<suppressed ~13 debug messages>
Optimizing module BmbAligner.
Optimizing module BmbAlignedSpliter.
<suppressed ~9 debug messages>
Optimizing module BmbToCorePort.
<suppressed ~4 debug messages>
Optimizing module StreamFifoLowLatency_1.
Optimizing module StreamFifoLowLatency_2.
Optimizing module StreamFifoLowLatency_3.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module StreamArbiter_1.
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module BmbAdapter.
<suppressed ~2 debug messages>
Optimizing module Core.
Optimizing module StreamArbiter.
Optimizing module FlowCCByToggle.
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module pll_50mhz.
Optimizing module Ecp5Sdrx2Phy.
Optimizing module BufferCC_2.
Optimizing module BufferCC_3.
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module BmbDecoder.
<suppressed ~13 debug messages>
Optimizing module BufferCC_4.
Optimizing module BmbDecoder_1.
<suppressed ~11 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~5 debug messages>
Optimizing module BmbArbiter.
<suppressed ~4 debug messages>
Optimizing module BmbUnburstify.
<suppressed ~11 debug messages>
Optimizing module BmbUnburstify_2.
<suppressed ~10 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~18 debug messages>
Optimizing module BmbClint.
<suppressed ~11 debug messages>
Optimizing module CtrlWithoutPhyBmb.
<suppressed ~11 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module BmbArbiter_1.
<suppressed ~4 debug messages>
Optimizing module ICESugarProMinimal.
<suppressed ~37 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module BufferCC_1.
Deleting now unused module Refresher.
Deleting now unused module Tasker.
Deleting now unused module Backend.
Deleting now unused module BmbAligner.
Deleting now unused module BmbAlignedSpliter.
Deleting now unused module BmbToCorePort.
Deleting now unused module StreamFifoLowLatency_1.
Deleting now unused module StreamFifoLowLatency_2.
Deleting now unused module StreamFifoLowLatency_3.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module StreamArbiter_1.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module BmbAdapter.
Deleting now unused module Core.
Deleting now unused module StreamArbiter.
Deleting now unused module FlowCCByToggle.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module pll_50mhz.
Deleting now unused module Ecp5Sdrx2Phy.
Deleting now unused module BufferCC_2.
Deleting now unused module BufferCC_3.
Deleting now unused module VexRiscv.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module BmbDecoder.
Deleting now unused module BufferCC_4.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbUnburstify.
Deleting now unused module BmbUnburstify_2.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module CtrlWithoutPhyBmb.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module BmbArbiter_1.
Deleting now unused module ICESugarProMinimal.
<suppressed ~46 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~123 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 583 unused cells and 6311 unused wires.
<suppressed ~967 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~16 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1155 debug messages>
Removed a total of 385 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7466: \u_saxon.system_cpu_dBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7464: \u_saxon.system_cpu_dBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7466: \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7464: \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7532: \u_saxon.system_cpu_iBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7530: \u_saxon.system_cpu_iBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$8402: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4869: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4991: \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$7241: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$7239: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7352.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7358.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7510.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7510.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$7290.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7573.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6258.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6264.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6289.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6291.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6297.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6315.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6416.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6442.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6444.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6450.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6460.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6462.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6468.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6486.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6499.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6501.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6507.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6517.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6519.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6525.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6543.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6561.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6612.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6618.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6624.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6633.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6639.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6645.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6651.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6660.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6791.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6827.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6875.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6887.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6899.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6920.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6977.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6999.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7009.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7011.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7017.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7027.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7029.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7035.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7047.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7053.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7062.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7072.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7074.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7080.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7090.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7092.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7098.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7110.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7116.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7125.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4926.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5083.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5087.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5096.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5102.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5113.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5117.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5126.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5132.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5143.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5147.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5156.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5162.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5176.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5179.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5183.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5191.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5194.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5198.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5206.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5210.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5219.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5225.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5246.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5248.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5252.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5260.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5264.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5273.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5279.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5290.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5294.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5303.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5309.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5323.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5326.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5330.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5338.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5342.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5350.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5354.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5363.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5369.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5384.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5386.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5390.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5398.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5402.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5411.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5417.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5440.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5473.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5518.
    dead port 1/2 on $mux $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procmux$4849.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.$procmux$7952.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3896.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3905.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3914.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3923.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3932.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3941.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3950.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3959.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3968.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3977.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3986.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3995.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4004.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4013.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4022.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4030.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4051.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4060.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4072.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4090.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4102.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4111.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4129.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4141.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4150.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4159.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4168.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4177.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4185.
    dead port 2/2 on $mux $flatten\u_saxon.\jtagBridge_1.$procmux$7197.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3471.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3473.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3479.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3490.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3492.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3499.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3509.
    dead port 2/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3509.
    dead port 3/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3509.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3513.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3521.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3539.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3563.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3578.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3584.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3593.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3599.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3608.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3617.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3626.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3635.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3647.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3656.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3668.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3677.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3689.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3695.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3704.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3710.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8173.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8182.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8191.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8200.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8209.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8218.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$8233.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4503.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4652.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4661.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4664.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4664.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4664.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4664.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4673.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4673.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4673.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4685.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4691.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4469.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4471.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4478.
Removed 204 multiplexer ports.
<suppressed ~957 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6425: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6428_CMP $auto$opt_reduce.cc:134:opt_mux$9318 }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6489: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6546: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6571: $auto$opt_reduce.cc:134:opt_mux$9320
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6697: $auto$opt_reduce.cc:134:opt_mux$9322
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6701: { $auto$opt_reduce.cc:134:opt_mux$9324 $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8910$1211_Y }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7147:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7351$873_EN[31:0]$1069 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4938:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:14324$2010_EN[21:0]$2023 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4949:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:14312$2009_EN[31:0]$2014 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5530:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:13644$1785_EN[7:0]$1814 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5539:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:13641$1784_EN[7:0]$1811 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5548:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:13638$1783_EN[7:0]$1808 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5557:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:13635$1782_EN[7:0]$1805 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5574:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:13617$1781_EN[21:0]$1792 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$7404:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:4801$645_EN[7:0]$664 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$7413:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:4798$644_EN[7:0]$661 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$7422:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:4795$643_EN[7:0]$658 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$7431:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:4792$642_EN[7:0]$655 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4315:
      Old ports: A=35'00000000000000000000000000000000000, B=35'11111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [34:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_EN[34:0]$2350 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4358:
      Old ports: A=37'0000000000000000000000000000000000000, B=37'1111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [36:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17432$2311_EN[36:0]$2316 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4401:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [35:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17286$2277_EN[35:0]$2282 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4033: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4188: { }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procmux$3032:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [5:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:18166$2932_EN[5:0]$2937 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$7167: { $flatten\u_saxon.\jtagBridge_1.$procmux$7170_CMP $auto$opt_reduce.cc:134:opt_mux$9326 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3517: $auto$opt_reduce.cc:134:opt_mux$9328
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3826:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [12:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:16144$2494_EN[12:0]$2504 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4762:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4694: { $auto$opt_reduce.cc:134:opt_mux$9330 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4546_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4762:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:12174$2129_EN[7:0]$2136 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4020: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4025: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4175: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4180: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4011: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4016: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4166: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4171: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4002: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4007: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4157: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4162: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3993: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3998: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4148: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4153: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3984: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3989: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4139: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4144: { }
  Optimizing cells in module \top.
Performed a total of 50 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$9278 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$9258 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_saxon.$procdff$9258 ($dff) from module top.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 710 unused wires.
<suppressed ~121 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~920 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$7204: { $flatten\u_saxon.\jtagBridge_1.$procmux$7218_CMP $auto$opt_reduce.cc:134:opt_mux$9336 $flatten\u_saxon.\jtagBridge_1.$procmux$7215_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$7214_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$7213_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$7211_CMP $auto$opt_reduce.cc:134:opt_mux$9334 $flatten\u_saxon.\jtagBridge_1.$procmux$7208_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$7207_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$7206_CMP $auto$opt_reduce.cc:134:opt_mux$9332 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7387: $auto$opt_reduce.cc:134:opt_mux$9338
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4545: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4504_CMP $auto$opt_reduce.cc:134:opt_mux$9340 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4413: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4419_CMP $auto$opt_reduce.cc:134:opt_mux$9342 }
  Optimizing cells in module \top.
Performed a total of 4 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~920 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.23. Finished OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8639
  root of input selection tree: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\arbiter_refreshState[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: \u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_askRefresh
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3115_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3118_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3119_CMP
  found ctrl input: \u_saxon.system_sdramA_logic.core_1.tasker_1.RFC_busy
  found state code: 2'00
  found ctrl input: \u_saxon.system_sdramA_logic.core_1.tasker_1.RP_busy
  found state code: 2'11
  found ctrl input: \u_saxon.system_sdramA_logic.core_1.tasker_1.allowPrechargeAll_regNext
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3115_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3118_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3119_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_sdramA_logic.core_1.tasker_1.allowPrechargeAll_regNext \u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_askRefresh \u_saxon.system_sdramA_logic.core_1.tasker_1.RP_busy \u_saxon.system_sdramA_logic.core_1.tasker_1.RFC_busy }
  ctrl outputs: { $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3119_CMP $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3118_CMP $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3115_CMP $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\arbiter_refreshState[1:0] }
  transition:       2'00 5'0-0-- ->       2'00 5'10000
  transition:       2'00 5'0-1-- ->       2'01 5'10001
  transition:       2'00 5'1---- ->       2'00 5'10000
  transition:       2'10 5'0-0-- ->       2'10 5'00110
  transition:       2'10 5'0-10- ->       2'11 5'00111
  transition:       2'10 5'0-11- ->       2'10 5'00110
  transition:       2'10 5'1---- ->       2'00 5'00100
  transition:       2'01 5'0-0-- ->       2'01 5'01001
  transition:       2'01 5'001-- ->       2'01 5'01001
  transition:       2'01 5'011-- ->       2'10 5'01010
  transition:       2'01 5'1---- ->       2'00 5'01000
  transition:       2'11 5'0-0-- ->       2'11 5'00011
  transition:       2'11 5'0-1-0 ->       2'00 5'00000
  transition:       2'11 5'0-1-1 ->       2'11 5'00011
  transition:       2'11 5'1---- ->       2'00 5'00000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8756
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4546_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4504_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4539_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4567_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4504_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4539_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4546_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4567_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4567_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4546_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4539_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4504_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$8740
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4414_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4419_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4422_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4459_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4414_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4419_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4422_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4459_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4459_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4422_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4419_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4414_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343' from module `\top'.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\arbiter_refreshState[1:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\arbiter_refreshState[1:0] [1].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4459_CMP.

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343 (\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_sdramA_logic.core_1.tasker_1.RFC_busy
    1: \u_saxon.system_sdramA_logic.core_1.tasker_1.RP_busy
    2: \u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_askRefresh
    3: \u_saxon.system_sdramA_logic.core_1.tasker_1.allowPrechargeAll_regNext
    4: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3115_CMP
    1: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3118_CMP
    2: $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3119_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0-0--   ->     0 3'100
      1:     0 5'1----   ->     0 3'100
      2:     0 5'0-1--   ->     2 3'100
      3:     1 5'1----   ->     0 3'001
      4:     1 5'0-11-   ->     1 3'001
      5:     1 5'0-0--   ->     1 3'001
      6:     1 5'0-10-   ->     3 3'001
      7:     2 5'1----   ->     0 3'010
      8:     2 5'011--   ->     1 3'010
      9:     2 5'0-0--   ->     2 3'010
     10:     2 5'001--   ->     2 3'010
     11:     3 5'0-1-0   ->     0 3'000
     12:     3 5'1----   ->     0 3'000
     13:     3 5'0-1-1   ->     3 3'000
     14:     3 5'0-0--   ->     3 3'000

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4504_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4539_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4546_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4567_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4414_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4419_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4422_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_sdramA_logic.core_1.tasker_1.arbiter_refreshState$9343' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$9348' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$9354' from module `\top'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4570.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4570.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4572.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4572.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4574.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4681.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4681.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4689.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4689.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4694.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4485.
Removed 11 multiplexer ports.
<suppressed ~917 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$9298 ($dff) from module top (D = $procmux$8591_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9526 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$9297 ($dff) from module top (D = $procmux$8597_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$9528 ($sdff) from module top (D = $add$./top.v:61$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$8766 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:12252$2171_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$8765 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4733_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9531 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$8764 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$8763 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$8742 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./ICESugarProMinimal.v:14930$2272_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$8741 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14836$2259_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$8610 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$8609 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8757 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4579_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8755 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4630_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$9550 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14638$2231_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8754 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8753 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./ICESugarProMinimal.v:14632$2230_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8752 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4638_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$9554 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8751 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4643_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$9556 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$8746 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./ICESugarProMinimal.v:0$2252_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$8762 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$8761 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176_Y [11:7] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:7] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$8761 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713_Y [6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$8766 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$eq$./ICESugarProMinimal.v:12252$2171_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$8765 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4733_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9567 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$8764 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$8763 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9235 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8118_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9234 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8127_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9233 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8136_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9573 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8136_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9232 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8145_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9581 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8145_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9231 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8152_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9589 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9230 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8159_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9593 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9229 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8164_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9597 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9227 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9226 ($dff) from module top (D = { 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [28:24] 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [20:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_full \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ptrDif \u_saxon.system_uartA_logic._zz_busCtrl_rsp_payload_fragment_data [4:1] \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_pop_valid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [28:24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [20:17] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 10'0000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$9600 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_logic_ram_port0 [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9225 ($dff) from module top (D = 1'0, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9603 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$9224 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9604 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8698 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8697 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\stations_1_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8696 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8695 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8694 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8693 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8692 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17023$2888_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8690 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3208_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8689 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3222_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8688 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3236_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8686 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\stations_1_status_bankHit[0:0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_status_bankHit).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8685 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\stations_1_status_bankActive[0:0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_status_bankActive).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8683 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8682 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$0\stations_0_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8681 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8680 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8679 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8678 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8677 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17023$2888_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8675 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3266_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8674 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3280_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8673 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3294_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8669 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8667 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8666 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8665 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rData_write).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8664 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16888$2867_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8663 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16884$2866_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8662 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16880$2865_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8661 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16876$2864_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8660 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16872$2863_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8659 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16868$2862_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8658 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16864$2861_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8657 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16860$2860_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8656 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16856$2859_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8655 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16852$2858_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8654 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16848$2857_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8653 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16844$2856_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8652 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16840$2855_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8651 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16836$2854_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8650 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16832$2853_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8649 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16828$2852_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8648 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16824$2851_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8647 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16820$2850_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8646 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16816$2849_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8645 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16812$2848_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8644 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16808$2847_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8643 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16804$2846_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.RTW_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8642 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16800$2845_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.WTR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8641 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16796$2844_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.RRD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8640 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16792$2843_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.RFC_value, rval = 7'0000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8638 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3083_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterAccess [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8638 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3130_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterAccess [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9675 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17131$2898_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterAccess [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$9674 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17131$2898_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterAccess [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8637 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3076_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterBank [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8637 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3161_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterBank [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9681 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17130$2897_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterBank [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$9680 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17130$2897_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_afterBank [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8636 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3090_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_stronger [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8636 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3125_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_stronger [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9687 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17129$2896_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_stronger [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$9686 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17129$2896_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_stronger [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8635 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3142_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9690 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3142_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_1_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8634 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3154_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterAccess [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8634 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3066_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterAccess [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9701 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17125$2895_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterAccess [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9700 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17125$2895_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterAccess [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8633 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3054_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterBank [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8633 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3061_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterBank [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9707 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17124$2894_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterBank [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9706 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17124$2894_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_afterBank [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8632 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3147_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_stronger [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8632 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3071_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_stronger [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9713 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17123$2893_Y [0], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_stronger [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9712 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17123$2893_Y [1], Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_stronger [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8631 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3170_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9716 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3170_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.stations_0_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8630 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3175_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9724 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_valid, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_output_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8628 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.inputsArbiter_state).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9726 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8627 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3191_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.writeTockens_0_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9729 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.writeTockens_0_ready).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8626 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:17094$2891_Y, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.writeTockens_0_counter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8625 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9732 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_3_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8624 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9736 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_2_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8623 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9740 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_1_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procdff$8622 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9744 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1.banks_0_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procdff$8620 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procmux$3047_Y, Q = \u_saxon.system_sdramA_logic.core_1.refresher_1.pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9752 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procmux$3047_Y, Q = \u_saxon.system_sdramA_logic.core_1.refresher_1.pending).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procdff$8619 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procmux$3040_Y, Q = \u_saxon.system_sdramA_logic.core_1.refresher_1.value, rval = 16'0000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procdff$8613 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procmux$3003_Y, Q = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9757 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.pushing, Q = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procdff$8612 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.popPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procdff$8611 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.pushPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8715 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1.rspPipeline_output_valid, Q = \u_saxon.system_sdramA_logic.core_1.backend_1.rspPop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8714 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_6, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_7, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8713 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_5, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_6, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8712 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_4, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_5, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8711 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_3, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_4, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8710 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_2, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8709 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_1, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procdff$8708 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_0, Q = \u_saxon.system_sdramA_logic.core_1.backend_1._zz_rspPipeline_readHistory_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8796 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_refresh, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_refresh, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8795 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_prechargeAll, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_prechargeAll, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8794 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_1_precharge, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_1_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8793 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_1_active, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_1_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8792 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_1_write, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_1_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8791 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_1_read, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_1_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8790 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_0_precharge, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_0_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8789 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_0_active, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_0_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8788 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_0_write, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_0_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_1.$procdff$8787 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_0_read, Q = \u_saxon.system_sdramA_logic.core_1.tasker_1_io_output_stage_ports_0_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$8734 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4372_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9779 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$8733 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$8732 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$8728 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4329_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9783 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$8727 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$8726 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$8722 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4286_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9787 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$8721 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$8720 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$8717 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4241_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$9793 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$8716 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4250_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$9795 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4248_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$8719 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procmux$4272_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$9797 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$8718 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:17787$2401_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8786 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$4799_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9800 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_valid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8785 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8784 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$4804_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9803 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rValid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8782 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [34:31], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8780 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [29:26], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8779 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [25:1], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8778 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [0], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8777 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_context_last \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8776 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8775 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8774 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8773 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address [24:5] \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address).
Adding SRST signal on $auto$opt_dff.cc:764:run$9813 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address [4:2], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address [4:2], rval = 3'000).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8772 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$8771 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_cmd_payload_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9199 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$7922_Y, Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9817 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9198 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$2\_zz_io_soft_cmd_valid[0:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9197 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$7930_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9826 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9196 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$7938_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9830 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9195 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$7943_Y, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9834 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9194 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_BA).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9193 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_ADDR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9192 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_WEn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9191 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9190 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_RASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9189 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CSn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9188 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_WR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9187 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [19:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_WTR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9186 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9185 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTW).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9184 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RCD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9183 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_RRD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9182 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [22:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_RFC).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9181 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9180 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RAS).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9179 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [15:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_REF).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9178 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_readLatency).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9177 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [24], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_precharge).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9176 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [16], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9175 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [8], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_read).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9174 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9173 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9172 ($dff) from module top (D = 0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$9900 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9171 ($dff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9901 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$9170 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9902 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$procdff$8760 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$procmux$4703_Y, Q = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9905 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.locked).
Adding EN signal on $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$procdff$8759 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.maskRouted_1, Q = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$procdff$8758 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.maskRouted_0, Q = \u_saxon.system_sdramA0_bmb_arbiter.memory_arbiter.maskLocked_0).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9128 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./ICESugarProMinimal.v:4786$651_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9127 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./ICESugarProMinimal.v:4785$650_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9126 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./ICESugarProMinimal.v:4784$649_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9125 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./ICESugarProMinimal.v:4783$648_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9112 ($dff) from module top (D = \u_saxon.system_ramA_logic.io_bus_cmd_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$9111 ($dff) from module top (D = \u_saxon.system_cpu_dBus_unburstify_1.cmdContext_context, Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [2], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$8828 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procmux$4851_Y, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9915 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9916 ($sdffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$8827 ($dff) from module top (D = \u_saxon.system_cpu_iBus_unburstify.io_output_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$8826 ($dff) from module top (D = \u_saxon.system_cpu_dBus_unburstify_1.io_output_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_0).
Adding SRST signal on $flatten\u_saxon.\system_phyA_logic.$procdff$8914 ($dff) from module top (D = \u_saxon.system_phyA_logic.io_ctrl_writeEnable, Q = \u_saxon.system_phyA_logic.io_ctrl_writeEnable_delay_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9223 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8002_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9920 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9222 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8009_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9924 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9221 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8016_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9928 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9220 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8023_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9932 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9219 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8030_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9936 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9218 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8037_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9940 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9217 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8044_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9944 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9216 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8051_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9948 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9215 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8056_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9952 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9214 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9213 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9212 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9211 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9210 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9209 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9208 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9207 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9203 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9202 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$9979 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9201 ($dff) from module top (D = 1'0, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9980 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$9200 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9981 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8910 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./ICESugarProMinimal.v:13629$1801_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8909 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./ICESugarProMinimal.v:13628$1800_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8908 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./ICESugarProMinimal.v:13627$1799_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8907 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./ICESugarProMinimal.v:13626$1798_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8893 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8892 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayHits, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8891 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$ne$./ICESugarProMinimal.v:14142$1993_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8890 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8889 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8888 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read }, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8886 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8883 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9993 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8882 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9994 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8880 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9995 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8879 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9996 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8878 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9997 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8877 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$9998 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8876 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8874 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8873 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8872 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8871 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10004 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8870 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8868 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8867 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8866 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8859 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4965_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10009 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10010 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8858 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4970_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10013 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_or$./ICESugarProMinimal.v:14201$2008_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8857 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10015 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8856 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_valueNext, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8855 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4982_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10019 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8854 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_and$./ICESugarProMinimal.v:14179$2007_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8853 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4991_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10024 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14176$1995_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8852 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5000_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10026 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5000_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$8851 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5005_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10034 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8847 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./ICESugarProMinimal.v:14318$2019_DATA, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8843 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4875_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$10037 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14442$2067_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8842 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4880_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10041 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8841 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4889_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$10043 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4889_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8840 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4898_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8839 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4905_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10048 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4905_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8837 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4869_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10052 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14455$2069_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$8836 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9073 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5984_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$10055 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5984_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9071 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exception, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9070 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5999_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10068 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9069 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6008_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10076 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9068 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6017_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10084 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9067 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5939_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9066 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:10599$1732_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9065 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5955_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9064 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5961_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9063 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9062 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6026_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10105 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9061 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6033_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10109 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9060 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6040_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10113 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9059 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6055_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9058 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6070_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9057 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6085_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9056 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9055 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9740$1402_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9048 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6130_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10126 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6130_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9047 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6135_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10132 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:10530$1722_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9046 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6146_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9045 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6155_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10137 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6155_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9044 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6162_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10141 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6162_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9043 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6169_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10147 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6169_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9040 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6183_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10151 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$opt_dff.cc:702:run$10151 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $auto$opt_dff.cc:702:run$10151 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10152 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9039 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6190_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10163 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6190_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9038 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6197_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10167 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6197_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9037 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6204_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10171 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6204_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9035 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11019$1761_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9034 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11016$1760_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9033 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11013$1759_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9032 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11010$1758_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9031 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11007$1757_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9030 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11004$1756_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9029 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_MUL_LOW, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9028 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10182 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9027 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_BRANCH_DO, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9026 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9025 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9024 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9023 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9022 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9021 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9020 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2_1, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9019 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9018 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9017 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9016 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9014 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_CSR_WRITE_OPCODE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9013 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9012 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9011 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9010 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9009 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9008 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9007 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9006 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_CSR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9005 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9004 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9003 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9002 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9001 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$9000 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8999 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8998 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8997 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8996 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8995 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8994 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8993 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_MANAGMENT, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8992 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8991 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8990 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8989 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8988 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8987 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8986 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8985 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8984 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$10225 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8983 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8982 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8981 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8980 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8979 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8978 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8977 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8972 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8971 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8970 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8969 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8968 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8967 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8966 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8965 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5837_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$10245 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$10248 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$10248 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8964 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5845_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$10253 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [1:0], rval = 2'11).
Adding SRST signal on $auto$opt_dff.cc:764:run$10253 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5841_Y [2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$10253 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5843_Y [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [3], rval = 1'1).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$10256 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$10256 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8963 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8962 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8959 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8958 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_trapCause, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8957 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_not$./ICESugarProMinimal.v:10797$1755_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8950 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8949 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5891_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10281 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8948 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:10757$1750_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8947 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5687_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8947 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$10285 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$10284 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8946 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10756$1741_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8945 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738_Y [32], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8945 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8944 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10300 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8942 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8941 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8936 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8933 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8929 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5596_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10309 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5590_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8928 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5601_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10315 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8927 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5616_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8926 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5629_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8925 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5638_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10319 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8924 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5659_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8923 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5672_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10324 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5666_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$8922 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:11113$1766_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$9137 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7534_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$9136 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7524_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_beat, rval = 3'111).
Adding EN signal on $auto$opt_dff.cc:702:run$10332 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:4360$603_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_beat).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$9135 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [4:0], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:0], rval = 5'00000).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$9135 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [31:12], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$9135 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$0\buffer_address[31:0] [11:5], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [11:5]).
Adding EN signal on $auto$opt_dff.cc:702:run$10334 ($sdff) from module top (D = \u_saxon.system_cpu_iBus_unburstify.buffer_addressIncr [4:0], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$9099 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$7278_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10340 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$7278_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$9098 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5357$813_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$9095 ($dff) from module top (D = \u_saxon.system_cpu_iBus_decoder.logic_hitsS0_1, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$9094 ($dff) from module top (D = \u_saxon.system_cpu_iBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$9133 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7468_Y, Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$9131 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_beat[2:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$9130 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [31:12], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$9130 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$9133 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7468_Y, Q = \u_saxon.system_cpu_dBus_unburstify.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$9131 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_beat[2:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$9130 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [31:12], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$9130 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9109 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7337_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10363 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7337_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9108 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5108$757_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9106 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9105 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9104 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_2, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9103 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_1, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$9102 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$9169 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$7713_Y, Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10373 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$9168 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:3728$491_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$9167 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$7718_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10378 ($sdff) from module top (D = \u_saxon.system_clint_logic.io_bus_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9165 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [31:0]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9165 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [63:32]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9164 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9163 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9162 ($dff) from module top (D = 1'0, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10388 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$9161 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10389 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9160 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7626_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10390 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7626_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9159 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:4135$571_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9158 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7631_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10397 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9157 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9155 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9154 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9153 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9152 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9151 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9150 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9149 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9148 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9147 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9146 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9145 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9144 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9142 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9140 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9139 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$9138 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$9093 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$7234_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$10416 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$7232_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$9092 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$7245_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10424 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$7243_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$9091 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$7254_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10428 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$9090 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$9089 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8835 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8834 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8833 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./ICESugarProMinimal.v:13361$2072_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8832 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8831 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$8829 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9088 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9087 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10447 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9086 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7180_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$10448 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9085 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7157_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9082 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7163_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$10455 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9080 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$9079 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7172_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$10462 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$9294 ($dff) from module top (D = $flatten\u_saxon.$procmux$8428_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10464 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2137$336_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$9292 ($dff) from module top (D = $flatten\u_saxon.$procmux$8424_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10466 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2147$338_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$9290 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$9289 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_rsp_valid, Q = \u_saxon._zz_when_Stream_l342_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$9288 ($dff) from module top (D = $flatten\u_saxon.$procmux$8378_Y, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10474 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_valid, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$9287 ($dff) from module top (D = $flatten\u_saxon.$procmux$8383_Y, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10478 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$9286 ($dff) from module top (D = $flatten\u_saxon.$procmux$8392_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$10480 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold).
Adding SRST signal on $flatten\u_saxon.$procdff$9285 ($dff) from module top (D = \u_saxon.system_plic_logic_bridge_coherencyStall_valueNext, Q = \u_saxon.system_plic_logic_bridge_coherencyStall_value, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$9284 ($dff) from module top (D = $flatten\u_saxon.$procmux$8397_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10485 ($sdff) from module top (D = $flatten\u_saxon.$logic_and$./ICESugarProMinimal.v:2195$343_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2).
Adding SRST signal on $flatten\u_saxon.$procdff$9283 ($dff) from module top (D = $flatten\u_saxon.$procmux$8402_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$9282 ($dff) from module top (D = $flatten\u_saxon.$procmux$8409_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10492 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$9281 ($dff) from module top (D = $flatten\u_saxon.$procmux$8416_Y, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10494 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid).
Adding EN signal on $flatten\u_saxon.$procdff$9275 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$9274 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$9273 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$9272 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$9271 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$9270 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$9269 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$9268 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_payload_last, Q = \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$9257 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$9256 ($dff) from module top (D = { 30'000000000000000000000000000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [1:0] }, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10505 ($dffe) from module top (D = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [1:0], rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$9255 ($dff) from module top (D = 1'0, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10507 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$9254 ($dff) from module top (D = 1'1, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10508 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$9253 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$9252 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$9251 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode).
Adding SRST signal on $auto$opt_dff.cc:764:run$10511 ($dffe) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$9249 ($dff) from module top (D = { \u_saxon.system_cpu_dBus_unburstify.cmdContext_context \u_saxon.system_cpu_dBus_unburstify.cmdContext_last \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode }, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$9247 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$9245 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$9244 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$9243 ($dff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10517 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$9242 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_context, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$9241 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$9240 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$9239 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$9238 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$9237 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$9236 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10524 ($dffe) from module top.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 701 unused cells and 731 unused wires.
<suppressed ~723 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~70 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9332$1333.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9332$1333.
Removed 2 multiplexer ports.
<suppressed ~526 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$10268: { \u_saxon.system_cpu_logic_cpu.when_CsrPlugin_l1019 \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7681: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7687: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7645: { }
  Optimizing cells in module \top.
Performed a total of 4 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9990 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10415 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10272 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [1:0], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10054 ($dffe) from module top.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 73 unused wires.
<suppressed ~5 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~524 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~524 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.30. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./ICESugarProMinimal.v:0$693 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./ICESugarProMinimal.v:0$694 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./ICESugarProMinimal.v:0$695 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./ICESugarProMinimal.v:0$696 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9384 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9393 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9397 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9505 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9459 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10337 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9477 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10418 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10349 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10357 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9492 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9376 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9496 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9625 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9618 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9451 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9694 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9585 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9522 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9577 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9720 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10159 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9509 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9514 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9446 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9365 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9468 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:12082$2193 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:12081$2192 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:12067$2179 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8132 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8134 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8141 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8143 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8153_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$8174_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14638$2231 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:14695$2237 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14701$2238 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./ICESugarProMinimal.v:0$2249 ($shl).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9438 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9427 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14836$2259 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14936$2274 ($add).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9423 ($eq).
Removed top 5 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4768 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4765 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4768 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4765 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$7963_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$8003_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7738_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7743_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7749_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7774_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7803_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7812_CMP0 ($eq).
Removed top 7 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7849_CMP0 ($eq).
Removed top 8 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7860_CMP0 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7872_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7923_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$7953_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17314$2292 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17337$2298 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4404 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4407 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17460$2326 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17483$2332 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4361 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4364 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17611$2360 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17634$2366 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4318 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4321 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17742$2380 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17747$2383 ($add).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17747$2383 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:17753$2388 ($lt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:17787$2401 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17887$2403 ($sub).
Removed top 1 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17896$2407 ($add).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17896$2407 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17910$2414 ($sub).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4267 ($mux).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$eq$./ICESugarProMinimal.v:17916$2416 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17986$2433 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4263_CMP0 ($eq).
Removed top 2 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379 ($add).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379 ($add).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$sshl$./ICESugarProMinimal.v:15528$2484 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$sshl$./ICESugarProMinimal.v:15531$2485 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$sshl$./ICESugarProMinimal.v:15537$2489 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$sshl$./ICESugarProMinimal.v:15541$2491 ($sshl).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3867 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$3881_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4203 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4230 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4233 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4239 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procmux$3038 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$procmux$3035 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18217$2953 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18194$2947 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16128$2496 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:16132$2497 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$eq$./ICESugarProMinimal.v:16307$2552 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$eq$./ICESugarProMinimal.v:16307$2553 ($eq).
Removed top 5 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$le$./ICESugarProMinimal.v:16405$2651 ($le).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$lt$./ICESugarProMinimal.v:16406$2652 ($lt).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$or$./ICESugarProMinimal.v:16610$2734 ($or).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$or$./ICESugarProMinimal.v:16672$2780 ($or).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:16714$2824 ($and).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16792$2843 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16796$2844 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16800$2845 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16804$2846 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16808$2847 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16812$2848 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16816$2849 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16820$2850 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16824$2851 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16828$2852 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16832$2853 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16836$2854 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16840$2855 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16844$2856 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16848$2857 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16852$2858 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16856$2859 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16860$2860 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16864$2861 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16868$2862 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16872$2863 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16876$2864 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16880$2865 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16884$2866 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16888$2867 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16952$2876 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:17010$2886 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:17094$2891 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17129$2896 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17130$2897 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$and$./ICESugarProMinimal.v:17131$2898 ($and).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9406 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9402 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3138 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3140 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3166 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3168 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3370 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3386 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3388 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3396 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3400 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3416 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3725 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3731 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3737 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3743 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3803_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3829 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$procmux$3832 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$sub$./ICESugarProMinimal.v:17214$2930 ($sub).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$procmux$3045 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16085$2495 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:3717$486 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:3718$488 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:3728$491 ($add).
Removed top 3 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:4017$513 ($eq).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:4049$521 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:4135$571 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7624 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7670_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7671_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7672_CMP0 ($eq).
Removed top 2 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$10413 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$eq$./ICESugarProMinimal.v:4243$575 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:4360$603 ($sub).
Removed top 7 bits (of 12) from mux cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7576 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$eq$./ICESugarProMinimal.v:4589$606 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:4718$635 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7452 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7456 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$7513 ($mux).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$10351 ($dffe).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:13291$2093 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:13290$2092 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:13289$2091 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:13275$2078 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$eq$./ICESugarProMinimal.v:4589$606 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:4718$635 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7452 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7456 ($mux).
Removed top 8 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$7513 ($mux).
Removed top 8 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$10359 ($dffe).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7407 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7410 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7416 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7419 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7425 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7428 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7434 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$7437 ($mux).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$eq$./ICESugarProMinimal.v:4993$705 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5108$757 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5135$760 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7335 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$7380_CMP0 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$eq$./ICESugarProMinimal.v:5275$769 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5357$813 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5380$816 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$7276 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:5444$828 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$7230 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5641$835 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5644$836 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5653$839 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5665$843 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5671$845 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5674$846 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5677$847 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5683$849 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:5721$852 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:5723$853 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:5730$857 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:5732$859 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7155 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7169_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7170_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7213_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7214_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7215_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7218_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$7219_CMP0 ($eq).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7119$875 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7119$875 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7119$875 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sshr$./ICESugarProMinimal.v:7128$879 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7133$883 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7145$885 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7146$886 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7155$892 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7180$900 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7180$900 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7180$900 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7186$902 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7188$903 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7188$904 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7189$906 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7190$907 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7190$908 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7190$909 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7190$911 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7190$912 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7190$913 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7192$914 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7194$915 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7194$916 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7195$918 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7196$919 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7196$921 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7196$923 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7196$924 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7196$925 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7200$928 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7201$930 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7202$932 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7203$933 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7215$937 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7217$938 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7217$939 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7218$940 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7218$941 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7219$942 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7219$943 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7220$944 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7220$945 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7225$950 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7225$951 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7226$952 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7226$953 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7227$955 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7227$956 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7229$961 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7231$962 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7233$963 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7233$964 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7234$966 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7235$967 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7235$968 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7236$969 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7236$970 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7237$971 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7237$972 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7238$973 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7244$977 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7246$978 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7246$979 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7247$980 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7247$981 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7248$982 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7248$983 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7249$984 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7249$985 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7252$990 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7259$996 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7259$997 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7260$998 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7265$1002 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7267$1003 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7269$1004 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7277$1007 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7279$1008 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7279$1009 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7280$1010 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7280$1011 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7281$1012 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7283$1013 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7283$1014 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7284$1015 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7285$1016 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7286$1017 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7286$1018 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7287$1019 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7289$1020 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7289$1021 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7292$1023 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7299$1026 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7301$1027 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7306$1029 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7306$1030 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7307$1031 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7307$1032 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7308$1033 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7312$1036 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7314$1037 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7314$1038 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7321$1044 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7323$1045 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7323$1046 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7324$1047 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7324$1048 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7327$1051 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7328$1052 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7328$1053 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7329$1054 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7331$1056 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7335$1058 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7337$1059 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7339$1060 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7341$1062 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:7342$1063 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8172$1076 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8172$1076 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8176$1079 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8176$1079 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8177$1080 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8177$1080 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8178$1081 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8178$1081 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8186$1088 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8378$1105 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8378$1106 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8378$1107 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8378$1108 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8378$1109 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8378$1110 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8378$1111 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8378$1112 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8378$1113 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8802$1171 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8907$1205 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1207 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1216 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1218 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1219 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9133$1274 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9438$1347 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9438$1348 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9439$1349 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9440$1351 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9440$1352 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9441$1353 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9441$1354 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9443$1359 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9443$1361 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9443$1362 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9443$1364 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9443$1365 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9641$1388 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9740$1402 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:9754$1411 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10099$1505 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10102$1507 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10102$1509 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1707 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1707 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1707 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1708 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1709 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10756$1741 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11004$1756 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11007$1757 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11010$1758 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11013$1759 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11016$1760 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11019$1761 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5588 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5664 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5679 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5841 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5843 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5849 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5897 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5899 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5915 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5986 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5988_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5989_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5990_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5991 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6128 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6153 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6160 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6167 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6188 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6195 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6202 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6257_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6318 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6432_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$10184 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6569_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6580_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6584_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6589_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6593_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6606_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6622 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6627 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6676 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6708_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6716_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6717_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6718_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6719_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6720_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6721_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6722_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6723_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6724_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6725_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6731 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6761 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6797 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6998_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7139_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7144_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7150 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7153 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10303 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$10235 ($dffe).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4955 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4952 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4944 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4941 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4903 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$4887 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14455$2069 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14442$2067 ($add).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5580 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5577 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5563 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5560 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5554 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5551 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5545 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5542 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5536 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5533 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5512 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5500 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5497 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5494 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5488 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5482 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5479 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5461 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5455 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5452 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5449 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5443 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$4998 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14176$1995 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$eq$./ICESugarProMinimal.v:14142$1987 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14074$1979 ($add).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$8916 ($dff).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$8917 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$8501_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$8500_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$8499_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2147$338 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2137$336 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$lt$./ICESugarProMinimal.v:1847$311 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:3932$494 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:4240$574 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:4586$605 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:4586$605 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:4955$698 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:5248$762 ($add).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$10335 ($dffe).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:7180$899 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:7180$899 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$10185 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10755$1737 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$10236 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:8176$1079 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:10755$1736 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:10755$1736 ($not).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5641$835_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5653$839_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5665$843_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5671$845_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$0\buffer_address[31:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:10755$1736_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:7180$899_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:10452$1707_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10755$1737_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1207_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1216_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1218_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1219_Y.
Removed top 1 bits (of 35) from wire top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:17583$2345_DATA[34:0]$2349.
Removed top 5 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$4713_Y.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 122 unused wires.
<suppressed ~2 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$memrd$\banksRow$./ICESugarProMinimal.v:16141$2500 ($memrd):
    Found 8 activation_patterns using ctrl signal { \u_saxon.system_sdramA_logic.core_1.tasker_1.when_Tasker_l282_1 \u_saxon.system_sdramA_logic.core_1.tasker_1.when_Tasker_l282 \u_saxon.system_sdramA_logic.core_1.tasker_1.when_Tasker_l100_1 \u_saxon.system_sdramA_logic.core_1.tasker_1.when_Tasker_l100 \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_1_active \u_saxon.system_sdramA_logic.core_1.tasker_1.io_output_ports_0_active }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064
    Analyzing resource sharing with $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7348$1065: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:7347$1064 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$292b3e174da7f1628d8ec53abb896e9687bb21ee\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~196 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1887$318 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2137$336 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2147$338 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:5444$828 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:3932$494 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:4135$571 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:3728$491 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:4955$698 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5108$757 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5135$760 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:4586$605 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:4718$635 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:4586$605 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:4718$635 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:5248$762 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5357$813 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5380$816 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:4240$574 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:4360$603 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10756$1741 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7119$875 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7151$888 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7152$889 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8172$1076 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8802$1171 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9173$1282 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9740$1402 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9971$1462 ($add).
  creating $macc model for $add$./top.v:61$227 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7133$883 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:9754$1411 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14442$2067 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14455$2069 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14074$1979 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14176$1995 ($add).
  creating $macc model for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:13275$2078 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:12067$2179 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17742$2380 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17747$2383 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:17787$2401 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17896$2407 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17986$2433 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17887$2403 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17895$2406 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17910$2414 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17611$2360 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17634$2366 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17460$2326 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17483$2332 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17314$2292 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17337$2298 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18194$2947 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18217$2953 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$sub$./ICESugarProMinimal.v:17214$2930 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16085$2495 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16128$2496 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16699$2797 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16792$2843 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16796$2844 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16800$2845 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16804$2846 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16808$2847 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16812$2848 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16816$2849 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16820$2850 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16824$2851 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16828$2852 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16832$2853 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16836$2854 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16840$2855 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16844$2856 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16848$2857 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16852$2858 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16856$2859 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16860$2860 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16864$2861 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16868$2862 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16872$2863 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16876$2864 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16880$2865 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16884$2866 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16888$2867 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16952$2876 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:17010$2886 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:16132$2497 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:17094$2891 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:2551$353 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14638$2231 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14701$2238 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:14695$2237 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14836$2259 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14936$2274 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166 ($sub).
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16128$2496 into $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:17094$2891.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17910$2414 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17887$2403.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17742$2380 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:17787$2401.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7119$875 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8172$1076.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7152$889 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7151$888.
  merging $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:5248$762 into $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5357$813.
  merging $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:4955$698 into $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5108$757.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:3932$494 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:4135$571.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:2551$353.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:16132$2497.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:17010$2886.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16952$2876.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16888$2867.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16884$2866.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16880$2865.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16876$2864.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16872$2863.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16868$2862.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16864$2861.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16860$2860.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16856$2859.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16852$2858.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16848$2857.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16844$2856.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16840$2855.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16836$2854.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16832$2853.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16828$2852.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16824$2851.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16820$2850.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16816$2849.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16812$2848.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16808$2847.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16804$2846.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16800$2845.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16796$2844.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16792$2843.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16699$2797.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14638$2231.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16085$2495.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$sub$./ICESugarProMinimal.v:17214$2930.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18217$2953.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18194$2947.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17337$2298.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17314$2292.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17483$2332.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17460$2326.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17634$2366.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17611$2360.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14701$2238.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17895$2406.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17986$2433.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17896$2407.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17747$2383.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:14695$2237.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:12067$2179.
  creating $alu model for $macc $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:13275$2078.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14176$1995.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14074$1979.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14455$2069.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14442$2067.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:9754$1411.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7133$883.
  creating $alu model for $macc $add$./top.v:61$227.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9971$1462.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9740$1402.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9173$1282.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8802$1171.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14936$2274.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14836$2259.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10756$1741.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:4360$603.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:4240$574.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5380$816.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:4718$635.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:4586$605.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:4718$635.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:4586$605.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5135$760.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:3728$491.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:5444$828.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2147$338.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2137$336.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:1887$318.
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7151$888: $auto$alumacc.cc:365:replace_macc$10559
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:17094$2891: $auto$alumacc.cc:365:replace_macc$10560
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:4135$571: $auto$alumacc.cc:365:replace_macc$10561
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8172$1076: $auto$alumacc.cc:365:replace_macc$10562
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:17787$2401: $auto$alumacc.cc:365:replace_macc$10563
  creating $macc cell for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5357$813: $auto$alumacc.cc:365:replace_macc$10564
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17887$2403: $auto$alumacc.cc:365:replace_macc$10565
  creating $macc cell for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5108$757: $auto$alumacc.cc:365:replace_macc$10566
  creating $alu model for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:3748$493 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:17753$2388 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$le$./ICESugarProMinimal.v:16405$2651 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$lt$./ICESugarProMinimal.v:16406$2652 ($lt): new $alu
  creating $alu model for $lt$./top.v:60$226 ($lt): new $alu
  creating $alu cell for $lt$./top.v:60$226: $auto$alumacc.cc:485:replace_alu$10572
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$lt$./ICESugarProMinimal.v:16406$2652: $auto$alumacc.cc:485:replace_alu$10577
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$le$./ICESugarProMinimal.v:16405$2651: $auto$alumacc.cc:485:replace_alu$10588
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:17753$2388: $auto$alumacc.cc:485:replace_alu$10597
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:3748$493: $auto$alumacc.cc:485:replace_alu$10602
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1887$318: $auto$alumacc.cc:485:replace_alu$10611
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2137$336: $auto$alumacc.cc:485:replace_alu$10614
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2147$338: $auto$alumacc.cc:485:replace_alu$10617
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:5444$828: $auto$alumacc.cc:485:replace_alu$10620
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166: $auto$alumacc.cc:485:replace_alu$10623
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:3728$491: $auto$alumacc.cc:485:replace_alu$10626
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152: $auto$alumacc.cc:485:replace_alu$10629
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:5135$760: $auto$alumacc.cc:485:replace_alu$10632
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:4586$605: $auto$alumacc.cc:485:replace_alu$10635
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:4718$635: $auto$alumacc.cc:485:replace_alu$10638
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:4586$605: $auto$alumacc.cc:485:replace_alu$10641
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:4718$635: $auto$alumacc.cc:485:replace_alu$10644
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146: $auto$alumacc.cc:485:replace_alu$10647
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:5380$816: $auto$alumacc.cc:485:replace_alu$10650
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:4240$574: $auto$alumacc.cc:485:replace_alu$10653
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:4360$603: $auto$alumacc.cc:485:replace_alu$10656
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10755$1738: $auto$alumacc.cc:485:replace_alu$10659
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10756$1741: $auto$alumacc.cc:485:replace_alu$10662
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14836$2259: $auto$alumacc.cc:485:replace_alu$10665
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:14936$2274: $auto$alumacc.cc:485:replace_alu$10668
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7170$897: $auto$alumacc.cc:485:replace_alu$10671
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163: $auto$alumacc.cc:485:replace_alu$10674
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8802$1171: $auto$alumacc.cc:485:replace_alu$10677
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9173$1282: $auto$alumacc.cc:485:replace_alu$10680
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9714$1395: $auto$alumacc.cc:485:replace_alu$10683
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9740$1402: $auto$alumacc.cc:485:replace_alu$10686
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9971$1462: $auto$alumacc.cc:485:replace_alu$10689
  creating $alu cell for $add$./top.v:61$227: $auto$alumacc.cc:485:replace_alu$10692
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7133$883: $auto$alumacc.cc:485:replace_alu$10695
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:7181$901: $auto$alumacc.cc:485:replace_alu$10698
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:9754$1411: $auto$alumacc.cc:485:replace_alu$10701
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14442$2067: $auto$alumacc.cc:485:replace_alu$10704
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:14455$2069: $auto$alumacc.cc:485:replace_alu$10707
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14074$1979: $auto$alumacc.cc:485:replace_alu$10710
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:14176$1995: $auto$alumacc.cc:485:replace_alu$10713
  creating $alu cell for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:13275$2078: $auto$alumacc.cc:485:replace_alu$10716
  creating $alu cell for $flatten\u_saxon.\system_sdramA0_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:12067$2179: $auto$alumacc.cc:485:replace_alu$10719
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17739$2379: $auto$alumacc.cc:485:replace_alu$10722
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:14695$2237: $auto$alumacc.cc:485:replace_alu$10725
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:17747$2383: $auto$alumacc.cc:485:replace_alu$10728
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17896$2407: $auto$alumacc.cc:485:replace_alu$10731
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:17986$2433: $auto$alumacc.cc:485:replace_alu$10734
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:17895$2406: $auto$alumacc.cc:485:replace_alu$10737
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14701$2238: $auto$alumacc.cc:485:replace_alu$10740
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17611$2360: $auto$alumacc.cc:485:replace_alu$10743
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:17634$2366: $auto$alumacc.cc:485:replace_alu$10746
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17460$2326: $auto$alumacc.cc:485:replace_alu$10749
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:17483$2332: $auto$alumacc.cc:485:replace_alu$10752
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17314$2292: $auto$alumacc.cc:485:replace_alu$10755
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:17337$2298: $auto$alumacc.cc:485:replace_alu$10758
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18194$2947: $auto$alumacc.cc:485:replace_alu$10761
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:18217$2953: $auto$alumacc.cc:485:replace_alu$10764
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\refresher_1.$sub$./ICESugarProMinimal.v:17214$2930: $auto$alumacc.cc:485:replace_alu$10767
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16085$2495: $auto$alumacc.cc:485:replace_alu$10770
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:14638$2231: $auto$alumacc.cc:485:replace_alu$10773
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16699$2797: $auto$alumacc.cc:485:replace_alu$10776
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16792$2843: $auto$alumacc.cc:485:replace_alu$10779
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16796$2844: $auto$alumacc.cc:485:replace_alu$10782
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16800$2845: $auto$alumacc.cc:485:replace_alu$10785
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16804$2846: $auto$alumacc.cc:485:replace_alu$10788
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16808$2847: $auto$alumacc.cc:485:replace_alu$10791
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16812$2848: $auto$alumacc.cc:485:replace_alu$10794
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16816$2849: $auto$alumacc.cc:485:replace_alu$10797
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16820$2850: $auto$alumacc.cc:485:replace_alu$10800
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16824$2851: $auto$alumacc.cc:485:replace_alu$10803
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16828$2852: $auto$alumacc.cc:485:replace_alu$10806
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16832$2853: $auto$alumacc.cc:485:replace_alu$10809
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16836$2854: $auto$alumacc.cc:485:replace_alu$10812
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16840$2855: $auto$alumacc.cc:485:replace_alu$10815
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16844$2856: $auto$alumacc.cc:485:replace_alu$10818
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16848$2857: $auto$alumacc.cc:485:replace_alu$10821
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16852$2858: $auto$alumacc.cc:485:replace_alu$10824
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16856$2859: $auto$alumacc.cc:485:replace_alu$10827
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16860$2860: $auto$alumacc.cc:485:replace_alu$10830
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16864$2861: $auto$alumacc.cc:485:replace_alu$10833
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16868$2862: $auto$alumacc.cc:485:replace_alu$10836
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16872$2863: $auto$alumacc.cc:485:replace_alu$10839
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16876$2864: $auto$alumacc.cc:485:replace_alu$10842
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16880$2865: $auto$alumacc.cc:485:replace_alu$10845
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16884$2866: $auto$alumacc.cc:485:replace_alu$10848
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16888$2867: $auto$alumacc.cc:485:replace_alu$10851
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:16952$2876: $auto$alumacc.cc:485:replace_alu$10854
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$add$./ICESugarProMinimal.v:17010$2886: $auto$alumacc.cc:485:replace_alu$10857
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_1.\tasker_1.$sub$./ICESugarProMinimal.v:16132$2497: $auto$alumacc.cc:485:replace_alu$10860
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:2551$353: $auto$alumacc.cc:485:replace_alu$10863
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12202$2146: $auto$alumacc.cc:485:replace_alu$10866
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:12225$2152: $auto$alumacc.cc:485:replace_alu$10869
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:12240$2166: $auto$alumacc.cc:485:replace_alu$10872
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:12384$2176: $auto$alumacc.cc:485:replace_alu$10875
  created 94 $alu and 8 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~486 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9813 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$9813 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10454 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 48 unused wires.
<suppressed ~19 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~471 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.16. Finished OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow'[0] in module `\top': merged address FF to cell.

5.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 15 unused cells and 169 unused wires.
<suppressed ~28 debug messages>

5.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol0.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol0.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol0.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol0.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol1.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol1.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol1.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol1.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol2.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol3.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol3.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol3.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol3.7.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=560 rports=1 wports=1 dbits=35 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=1 bwaste=17872 waste=17872 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=1 bwaste=17872 waste=17872 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=1 bwaste=17872 waste=17872 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=1 bwaste=18160 waste=18160 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=1 bwaste=16336 waste=16336 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=1 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=1 bwaste=18160 waste=18160 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=1 bwaste=16336 waste=16336 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=1 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=1 bwaste=18160 waste=18160 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=1 bwaste=16336 waste=16336 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=1 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1184 rports=1 wports=1 dbits=37 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=35 bwaste=18400 waste=18400 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=35 bwaste=18400 waste=18400 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=35 bwaste=18400 waste=18400 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=17 bwaste=18400 waste=18400 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=8 bwaste=18400 waste=18400 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=3 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=1 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=17 bwaste=18400 waste=18400 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=8 bwaste=18400 waste=18400 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=3 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=1 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=17 bwaste=18400 waste=18400 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=8 bwaste=18400 waste=18400 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=3 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=1 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=48 rports=1 wports=1 dbits=6 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=30 bwaste=18384 waste=18384 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=30 bwaste=18384 waste=18384 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=30 bwaste=18384 waste=18384 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=12 bwaste=18384 waste=18384 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=3 bwaste=18384 waste=18384 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=12 bwaste=18384 waste=18384 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=3 bwaste=18384 waste=18384 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=12 bwaste=18384 waste=18384 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=3 bwaste=18384 waste=18384 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

5.28.2. Continuing TECHMAP pass.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d8ff7b40497242a02c03fc2245624d6dc252ca8e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c626324844f75d25228a4a6b6c3c97d917ad6d4a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$bf3f0a0cecbe8eae06b1b118734d229db84dadd6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d662d46c3b7415343ca8199a5188f60bd8fc78d7\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6f0dacc0e9cefac1c0254d8a0b7d33ed0402b779\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0f6ac70ed039a396b6cd4fd7992eed449d0b6110\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$383ea0d7f4216e4c0ea7f87edfdc9bdf6352476f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$171cc69edb924ceb2b590fa1d8aa576e45af8bc8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3ace76f6d48d0c3db947fb2168013cd94025cbf4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$16d952682ddd1dde0658f621a81aadd32a1b9433\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d0f85cb4009c973d20b8e54b64ebca927dee29f1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$a79602126b18c406ffb4b5d0982bb50d42b0fd1b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5bbd002b60b1c849c5480d4b2c7a6627514ef8a2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$a15177f87a4de4f4f9b63f45f305ce3e8dd35c4f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2a70147ff7108d315b0d5c3b7c0c418f44b46fc6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d286f44715c981dbe797c105cbcfe7a1edb1a921\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$a5ebdbb7f05c3962f901175ce320f256cee005a9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b35eb0615bebbb8e88fba990edbc16daa6023e08\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9552fe0f34932c914d1659bbb00f03a341b50de5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$133206cbdd6cc80497f420f2689a6f74190f5978\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fb9951490b4e657b728e3880cdfb12ec50669c90\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$806883efe4f97d746d95b7ae19c78b7e99e0a987\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$65bd61cb0e000b1c3be725313b397f2489485c6d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$744b77d78e84f8233b170e613479a134e2362996\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8919dadc7a430254e87d5384beb49c968c24c3bf\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$64ae8b69702187209c2ce52bb9c35864a1aa5ee8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e7c8ad0ec1d74e579f0e35a3cefcfae643173860\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$42072a816bfb0bae7c6370eb4344e469a223a0ae\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f130c76d9cf6456cfdbb68c1679e942ffff8812d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b73526fd994c99d67d6322b374fef0449df11dbc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$760a7477e6c28aeff6f09f4079df203e48b81b21\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9de5871c3201ed1ed90c36aefb9051398ca32717\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~835 debug messages>

5.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=560 rports=1 wports=1 dbits=35 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=1 bwaste=16 waste=16 efficiency=97
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=16 efficiency=97
Extracted data FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.8.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1184 rports=1 wports=1 dbits=37 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=3 bwaste=48 waste=48 efficiency=92
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=92
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.1.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.1.0
Processing top.u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=48 rports=1 wports=1 dbits=6 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=37
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=37
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram: $\u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram.1.0.0
Processing top.u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=12 dwaste=3 bwaste=60 waste=60 efficiency=20
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=20
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow: $\u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_1.tasker_1.banksRow.3.0.0
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_5.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~103 debug messages>

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1279 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~408 debug messages>
Removed a total of 136 cells.

5.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$11058 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$11051, Q = $auto$memory_bram.cc:995:replace_memory$11057, rval = 4'0000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$11087 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$11080, Q = $auto$memory_bram.cc:995:replace_memory$11086, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.core_1.backend_1.streamFifoLowLatency_4.ram$rdreg[0]$q, rval = 3'000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]$q, rval = 5'00000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9702 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$9676 ($sdffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10515 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$2\io_output_cmd_payload_fragment_address[1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$10461 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:764:run$10162 ($sdffe) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).

5.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 31 unused cells and 1537 unused wires.
<suppressed ~32 debug messages>

5.31.5. Rerunning OPT passes. (Removed registers in this run.)

5.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~28 debug messages>

5.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$9639 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$9639 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$9639 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$9639 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$9613 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$9613 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$9613 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$9613 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10362 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$10354 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [1:0], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10339 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10339 ($sdffe) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$11079 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$11050 ($dff) from module top.

5.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 14 unused wires.
<suppressed ~3 debug messages>

5.31.10. Rerunning OPT passes. (Removed registers in this run.)

5.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
<suppressed ~2 debug messages>

5.31.15. Finished fast OPT passes.

5.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6688: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~461 debug messages>

5.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$12181: { $auto$opt_dff.cc:217:make_patterns_logic$10158 \u_saxon.system_cpu_logic_cpu.when_Fetcher_l158 $auto$opt_dff.cc:217:make_patterns_logic$12178 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5638$834:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5638$834_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5638$834_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5638$834_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5641$835:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$10526 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$10526 [0]
      New connections: $auto$wreduce.cc:454:run$10526 [1] = $auto$wreduce.cc:454:run$10526 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5650$838_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5656$840:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5656$840_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5656$840_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5656$840_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5662$842:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5662$842_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5662$842_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5662$842_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5665$843:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$10528 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$10528 [2] $auto$wreduce.cc:454:run$10528 [0] }
      New connections: $auto$wreduce.cc:454:run$10528 [1] = $auto$wreduce.cc:454:run$10528 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5671$845:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$10529 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$10529 [1]
      New connections: $auto$wreduce.cc:454:run$10529 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5677$847:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5677$847_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5677$847_Y [2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:5677$847_Y [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520:
      Old ports: A={ \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:2] 2'00 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [4:2] 2'00 }, Y=$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [4:0]
      New ports: A=\u_saxon.system_cpu_iBus_unburstify.buffer_address [4:2], B=\u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [4:2], Y=$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [4:2]
      New connections: $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6413:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6605:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6610:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6672:
      Old ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [31:8], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6761:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163_Y [11:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8769$1163_Y [11:2] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10769$1753:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855_Y [1:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7136$884:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7145$885:
      Old ports: A=2'01, B=2'11, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7146$886:
      Old ports: A=2'00, B=2'10, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7148$887:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [28:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20:12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [23:21] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [11:3] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [1:0] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1207:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$10540 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$10540 [5]
      New connections: $auto$wreduce.cc:454:run$10540 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210_Y
      New ports: A=2'01, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210_Y [4:3]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210_Y [2:0] = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213:
      Old ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:8910$1212_Y 5'00000 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:8910$1212_Y 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [6] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [4:1] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1218:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1217_Y 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$10542 [24:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1217_Y \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$10542 [24:15] $auto$wreduce.cc:454:run$10542 [11:7] $auto$wreduce.cc:454:run$10542 [4] $auto$wreduce.cc:454:run$10542 [2] }
      New connections: { $auto$wreduce.cc:454:run$10542 [14:12] $auto$wreduce.cc:454:run$10542 [6:5] $auto$wreduce.cc:454:run$10542 [3] $auto$wreduce.cc:454:run$10542 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$10542 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9173$1281_Y [0] } = { \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [0] } = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5426:
      Old ports: A=4'0001, B=8'00111111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [3] \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$ternary$./ICESugarProMinimal.v:17750$2385:
      Old ports: A={ 1'0 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_cmdToRspCount [3:0] }, B=5'00001, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.cmdToRspCount
      New ports: A=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_cmdToRspCount [3:0], B=4'0001, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.cmdToRspCount [3:0]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.cmdToRspCount [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4262:
      Old ports: A={ \u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length [4:2] 2'11 }, B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [4:2] 7'1111111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [4:2] 2'11 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length
      New ports: A=\u_saxon.system_sdramA0_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length [4:2], B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [4:2] 3'111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [4:2] }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [4:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$procmux$4227:
      Old ports: A={ \u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$2\io_phy_ADDR[12:0] [10] \u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row [9:0] }, B=\u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row, Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$3\io_phy_ADDR[12:0]
      New ports: A=$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$2\io_phy_ADDR[12:0] [10], B=\u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row [10], Y=$flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$3\io_phy_ADDR[12:0] [10]
      New connections: { $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$3\io_phy_ADDR[12:0] [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_1.\backend_1.$3\io_phy_ADDR[12:0] [9:0] } = { \u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row [12:11] \u_saxon.system_sdramA_logic.core_1.backend_1.muxedCmd_address_row [9:0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7522:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [11:5] 5'00000 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [11:5] $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [4:0] }, Y=$auto$wreduce.cc:454:run$10532 [11:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [11:5] 3'000 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [11:5] $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$7520_Y [4:2] }, Y=$auto$wreduce.cc:454:run$10532 [11:2]
      New connections: $auto$wreduce.cc:454:run$10532 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855_Y, B=4'1011, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857_Y
      New ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5855_Y [1:0] }, B=3'111, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857_Y [3] $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857_Y [1:0] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6413:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [19:11] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9925$1459_Y [4:1] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6419:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8928$1219:
      Old ports: A=$auto$wreduce.cc:454:run$10542 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$10543 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$10542 [24:15] $auto$wreduce.cc:454:run$10542 [11:7] $auto$wreduce.cc:454:run$10542 [2] $auto$wreduce.cc:454:run$10542 [4] $auto$wreduce.cc:454:run$10542 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$10543 [24:15] $auto$wreduce.cc:454:run$10543 [11:6] $auto$wreduce.cc:454:run$10543 [4] $auto$wreduce.cc:454:run$10543 [2] }
      New connections: { $auto$wreduce.cc:454:run$10543 [14:12] $auto$wreduce.cc:454:run$10543 [5] $auto$wreduce.cc:454:run$10543 [3] $auto$wreduce.cc:454:run$10543 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$ternary$./ICESugarProMinimal.v:17743$2382:
      Old ports: A=5'00000, B=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.cmdToRspCount, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2
      New ports: A=4'0000, B=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.cmdToRspCount [3:0], Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 [3:0]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 [4] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6711:
      Old ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] 2'11 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$10540 [5] 5'10011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$10543 [24:0] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8907$1206_Y [2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1213_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8910$1210_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$10540 [5] 3'100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$10543 [24:15] 3'000 $auto$wreduce.cc:454:run$10543 [11:6] 1'1 $auto$wreduce.cc:454:run$10543 [4] 1'0 $auto$wreduce.cc:454:run$10543 [2] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 38 changes.

5.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$10266 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$5857_Y [3:2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

5.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

5.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.33.9. Rerunning OPT passes. (Maybe there is more to do..)

5.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~462 debug messages>

5.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6610:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
  Optimizing cells in module \top.
Performed a total of 1 changes.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$9812 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$9812 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:764:run$10144 ($sdffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6162_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

5.33.16. Rerunning OPT passes. (Maybe there is more to do..)

5.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~462 debug messages>

5.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.20. Executing OPT_DFF pass (perform DFF optimizations).

5.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.23. Rerunning OPT passes. (Maybe there is more to do..)

5.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~462 debug messages>

5.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.27. Executing OPT_DFF pass (perform DFF optimizations).

5.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.30. Finished OPT passes. (There is nothing left to do.)

5.34. Executing TECHMAP pass (map to technology primitives).

5.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.34.3. Continuing TECHMAP pass.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper maccmap for cells of type $macc.
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$85346e2bb785dcf893ec7ec8ecc1994519d951c8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

5.34.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~893 debug messages>

5.34.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0563fff2c395e9892f21c131fa33d5e0ad144e72\_90_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_iBus_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_cpu_iBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:a4d8bd4c83ae7aadb9a39a6a6c198c7f62a08526$paramod$fa9ab3dca0ac473ae0e24327e78834a0d64c1ba0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
  add { 1'0 \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_cmdLogic_beatsInSplit_1 (3 bits, unsigned)
  add 4'0111 (4 bits, unsigned)
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
  add \u_saxon.system_sdramA_logic.core_1.tasker_1.writeTockens_0_counter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.core_1.tasker_1.when_Tasker_l38_1 (1 bits, unsigned)
  add bits \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_rsp_valid (1 bits, unsigned)
  add { 1'0 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 [3:0] } (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000110 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~7719 debug messages>

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6103 debug messages>

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4257 debug messages>
Removed a total of 1419 cells.

5.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:420:simplemap_dff$27196 ($_DFF_P_) from module top.

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1920 unused cells and 7594 unused wires.
<suppressed ~1935 debug messages>

5.35.5. Rerunning OPT passes. (Removed registers in this run.)

5.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

5.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$17532 ($_SDFFCE_PP0N_) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$17531 ($_SDFFCE_PP0N_) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [0], rval = 1'0).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$13469 ($_SDFFE_PP0P_) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6162_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Removing never-active SRST on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$12478 ($_SDFFCE_PP1P_) from module top.
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$12478 ($_SDFFCE_PP1P_) from module top.
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28419 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$8496.B_AND_S [4], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28418 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$8496.Y_B [3], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28417 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$8496.Y_B [2], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28318 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [95], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28317 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [94], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28316 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [93], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28310 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [87], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28309 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [86], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28308 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [85], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28301 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [78], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28300 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [77], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28299 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [76], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28298 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [75], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28297 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$7675.B_AND_S [74], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15246 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8062.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15245 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8097.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15244 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8067.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15243 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8072.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15242 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8077.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15241 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8082.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15240 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8087.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$15239 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8092.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$14352 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8249.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$14351 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8270.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$14350 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8253.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$14349 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8261.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$14348 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$8274.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$19760 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7204.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$19759 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7204.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$19758 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$7204.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

5.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 10 unused wires.
<suppressed ~35 debug messages>

5.35.10. Rerunning OPT passes. (Removed registers in this run.)

5.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$12548 ($_DFFE_PP_) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [3], rval = 1'0).

5.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

5.35.15. Rerunning OPT passes. (Removed registers in this run.)

5.35.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.35.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.35.18. Executing OPT_DFF pass (perform DFF optimizations).

5.35.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.35.20. Finished fast OPT passes.

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.38. Executing TECHMAP pass (map to technology primitives).

5.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
No more expansions possible.
<suppressed ~3286 debug messages>

5.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~96 debug messages>

5.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

5.42. Executing ATTRMVCP pass (move or copy attributes).

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15577 unused wires.
<suppressed ~1 debug messages>

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.45. Executing ABC pass (technology mapping using ABC).

5.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 9485 gates and 12468 wires to a netlist network with 2981 inputs and 2123 outputs.

5.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    2984.
ABC: Participating nodes from both networks       =    6645.
ABC: Participating nodes from the first network   =    3126. (  77.32 % of nodes)
ABC: Participating nodes from the second network  =    3519. (  87.04 % of nodes)
ABC: Node pairs (any polarity)                    =    3126. (  77.32 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2589. (  64.04 % of names can be moved)
ABC: Total runtime =     0.24 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

5.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4042
ABC RESULTS:        internal signals:     7364
ABC RESULTS:           input signals:     2981
ABC RESULTS:          output signals:     2123
Removing temp directory.
Removed 0 unused cells and 7675 unused wires.

5.46. Executing TECHMAP pass (map to technology primitives).

5.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$aae200d90b160b5fa4adfc2e124121ebe9acba36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$61090ad81dea60f9d293b0587a5910e1feb62ffa\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$34a0502808655ba64e3be46504865be53bb60fd8\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$cab873f1d75bc7fdf909d2486febe9104528cdce\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$3403eb16bbc57d075bcc04d2a783f6255a3c6a21\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$1a6ea9151e749fe94446f4fb089a0baf2adde081\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$671cc410e803a695b8dff8752b11b52368305273\$lut for cells of type $lut.
Using template $paramod$2cc2e0485e7c891342b16090e0d95ee95391f42d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$cfea1bc217ea46f20b0865417d911a6c847edf68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$58610a51b37b294ddfd8894f574666e8fc086879\$lut for cells of type $lut.
Using template $paramod$65fad8f067acfc4846c480dcf1490e6eba118496\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$0eca3ce4cc9da5be7dcee2efbb3fb4dfe1ef26c3\$lut for cells of type $lut.
Using template $paramod$4e0c0a6fb8c7128b5e5bb808d4c26c0c8364b793\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$97f49e57260d2b61249e1ad7aba51fb046188a44\$lut for cells of type $lut.
Using template $paramod$a4e7c5ace77b55b4122469c942f997174c4d6cef\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$bf0916c6d7935eef0257c8c924841f67bcefce14\$lut for cells of type $lut.
Using template $paramod$e45d43cf9bd83247ebd797ca8f6b4648785ec741\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$ac89371ac7269acdf62d4b8a32257b27032d9f9e\$lut for cells of type $lut.
Using template $paramod$b5fab40ea42d688d9ecd5e55babde922328d872a\$lut for cells of type $lut.
Using template $paramod$c5314f200acb2ac9a1226a60683dbdc8af4c5cd1\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$ed6dcdc5505ef3407dc5956f520cfe62c0b05233\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$f10d6614b44088003e50763c883f04b3149b468b\$lut for cells of type $lut.
Using template $paramod$57897298b2b41c684309a5bd8a9d730f74da58f4\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$48ac675ec3f5ae95c9111b6fab770149399bc0f5\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$4f8cd95b67cddbb07aba8e0359c7d4bcfb254b11\$lut for cells of type $lut.
Using template $paramod$376b64e1b363367ba758e2d4a9f90bb42b7b6248\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$9ee585166c67bc1505b9d20f02a653cce534a188\$lut for cells of type $lut.
Using template $paramod$055cca5c33be7071ea2c95c54d4ca51aff6c6dd5\$lut for cells of type $lut.
Using template $paramod$0093341a3428ffb3cb8d42952d8ad4cbaba52bcb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$522f5119df1aa6bd000ed70359644f05f49e05fc\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$c76704720e4e32019dcb6994990d13aeef3a00d8\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$e8a97699ab46b87bd36ca238516c8ee53b85bf85\$lut for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$6975853fea8d84b2a07834e427c9d566b4eab05d\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$ebc0e919717a584a16e5ca212ec9d599eff0da18\$lut for cells of type $lut.
Using template $paramod$d1bd76395fa3c99213bc39651254d5ea9e5a08f7\$lut for cells of type $lut.
Using template $paramod$cf3abafb2bd2e208445e11cdae140f5dbd90478d\$lut for cells of type $lut.
Using template $paramod$ba9776df0dee568df5fd2148709607a11117f274\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$e08c927a65127a47c3b1378cc4641c8c19d00f5e\$lut for cells of type $lut.
Using template $paramod$80bc945f6d438f16387422ec284dc12b4bb4e68f\$lut for cells of type $lut.
Using template $paramod$be995079df053c45f21ef2e0c315fb366ea230c9\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$eba727a1ddd73399ca4fdf58c3e34a9f6c825c8f\$lut for cells of type $lut.
Using template $paramod$5cfad3277d6c61ac44d535ff348679b4339e301e\$lut for cells of type $lut.
Using template $paramod$4d760a1f7a6004cc814550928a3e257d1370f11d\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$1a80d0938ff0c277d428709ca14f3e1c132d5c6e\$lut for cells of type $lut.
Using template $paramod$505c677b4c3f99e68fcadc68801dccf4bbda55b9\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$8d4207c6c218663461c4fbd7a2378ab0cdea0553\$lut for cells of type $lut.
Using template $paramod$f57ef67161201254e57fafa887e175f2e7aff75e\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$5aa9d1a2550446fac575270f2e8bece96c46b111\$lut for cells of type $lut.
Using template $paramod$ad13b34a6317981ac368f34c250345d27782640b\$lut for cells of type $lut.
Using template $paramod$9f22cc848b9850fa6678b2a1a7371035cd8b2589\$lut for cells of type $lut.
Using template $paramod$5a54e06556df06178deef9d61e4c6c5cfd0862f7\$lut for cells of type $lut.
Using template $paramod$a7021500e959991e1042c92ac072e46141a72d4d\$lut for cells of type $lut.
Using template $paramod$55e9a401d724b07f1e71dcb3709e4e507631384f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod$857ec6b7998ae73b6345ace03eab83581c5a67c1\$lut for cells of type $lut.
Using template $paramod$351b80b8ee9406dfbf5b7000448f15fec9c8b6b2\$lut for cells of type $lut.
Using template $paramod$9aa7751d7e54864227371e1d1c41b38bd70cff17\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$c93083768903e88c37e0c9b82fead370b0886961\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$484dae88f09f7aeae83895a5e1712874f59438a7\$lut for cells of type $lut.
Using template $paramod$e05a55c1be4948af372ab142c4cbab4f8ccf9a94\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$8a7803b96c67bbb331e9af9103a3406e0726fc63\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$dc8f61c726575b4e0a58e87328af988fda3f8906\$lut for cells of type $lut.
Using template $paramod$cbcae5001e308f48c690fd73d15005d42f465e4e\$lut for cells of type $lut.
Using template $paramod$a7ebac27e6238534e1a084ace40439dbe73d33cb\$lut for cells of type $lut.
Using template $paramod$f3fcfd49b7e381b803a50c9adc5c71e073ec0854\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$313b7a3a95048d74d3bc47f4953217f480227098\$lut for cells of type $lut.
Using template $paramod$75015307d52bcf8aaea55bc1427c38d5b7e3ccd6\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$653283e7a8b5394d33d1a13aa962d1aa79ab2cf7\$lut for cells of type $lut.
Using template $paramod$5a0a9108eb22a3f13fe7a1dca9f9ce1e45e8d987\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$150c528fe508ee28b3d848314e5ee1946cbc2e77\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$ab6a7f3e81b72d5b30a970bd74ea97a2624550a0\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod$eba36817b6738a775edcea32d508184c8f7ba2e0\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$43a0f063c5fa58cbbe6780a4ab8650b2c763cff7\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$59538bc3d4a0ecc2dc4f5e86c926b44930030428\$lut for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$a15b2c1d0167342cc9421af288da7eab8f3f11c7\$lut for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$410b137c23e2bff091e7731c03536ac50df98ad8\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$424d3be8c5c0a5c35fef17055784704d34cad078\$lut for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$aa950017a635da32ecc37f2615f26aec5f2180ec\$lut for cells of type $lut.
Using template $paramod$f4b410ec69fee77145d4861b6f5b23158bffcf60\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$79260803b49589ed9cda00827f4fc59c793f704b\$lut for cells of type $lut.
Using template $paramod$61bd22ed39633bcefc17b2f3d6b6b1529797c785\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod$1e15f3b42a995a5734928073e20a60421612bea1\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$4e5e23136131135366f9dbe47f1d34c6e2e83166\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod$82acbc31fb96d049b296279a211fd4b4ff0d6451\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$a38bd13c25ca329aa99a3acb394b4ba4ac1dd1c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$2e473764f25e8a69de1395443a083eff1424afeb\$lut for cells of type $lut.
Using template $paramod$7df4c08fb0cde7880ba83f9b205aeb94a0e38509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$67dfffdf8661c5482a1a30c33588e5a7a65a3e64\$lut for cells of type $lut.
Using template $paramod$e745efaa82f5e85e5919fa2568ba16d369df3546\$lut for cells of type $lut.
Using template $paramod$fdedd5fb332ca3384e45a13526426ff671323b1c\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$b16aab49df43f196fb1b47c85ec20193c007c66f\$lut for cells of type $lut.
Using template $paramod$a40d6c458536b34348643b1ff81b0b2e49fac254\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$8e93d3cc5bd786f19ec5da60f3cf0afce5319da3\$lut for cells of type $lut.
Using template $paramod$72db9006e9ff418ccfbe7330578e0bc934cd8d43\$lut for cells of type $lut.
Using template $paramod$23da78d05a5dff9f19e40029a2a3584506ee5fb2\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$a463d1a3466b6af13b78490c3c2ff396e9121cc4\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$798c407062c363131877015db48aaebac206e220\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$0ef5e22cf323b7aee5ad685ceefa903fb0beceec\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$9ffc7aa894e428082fff783be9d03e05e0f05cdd\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$15279e1cc689f4f1072a523f8f9f0b7ce0799bce\$lut for cells of type $lut.
Using template $paramod$cb6424730840c8647ebcf8f6b63f7928088fda20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$371c5da2aea3a947d7bbe0413a3ce6e5415f14e8\$lut for cells of type $lut.
Using template $paramod$1e772eb4d0bb694ce5de43f0b778bdfd8fc11bb2\$lut for cells of type $lut.
Using template $paramod$e8300c93bcebe1dfb5821b8b74693b3d068f09af\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$360bca44f836c0369fe65aa343bfbb61b414ef5f\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$580c644ff9d324c537d98546b377d94fd5dd36b3\$lut for cells of type $lut.
Using template $paramod$7e81a8ad8f27fccecc6e805c0ccf27dd70f2d2c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$22e13c012dbb39ea91cc641f48ed47a134b25f16\$lut for cells of type $lut.
Using template $paramod$032007cc562bf8db28e7b01b2866e8913d5cdc7f\$lut for cells of type $lut.
Using template $paramod$43c661319c94b3a52ddfa5a880539d205f6bbd5a\$lut for cells of type $lut.
Using template $paramod$21130597a78e35c5947eb77da49ea62671ac5c1a\$lut for cells of type $lut.
Using template $paramod$5c2350094a37157301c3b620cc5f25241489dcf2\$lut for cells of type $lut.
Using template $paramod$a15374cadaeaa26b79fe0e83aedaf66d0d438384\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$dcd5db91e88b565f857770f1b91cd460c8183622\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$fe222353d2d28baebce62bfe31e0ba12d8d7ed4b\$lut for cells of type $lut.
Using template $paramod$4bd94cb65db0e3b72814d1d0816b26f2e88febf9\$lut for cells of type $lut.
Using template $paramod$497f1fdad90a504167b321fb1f8702c3d8f1a4d2\$lut for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$2de296c0f54c5ef532710b049108d6056e6152c5\$lut for cells of type $lut.
Using template $paramod$bddf985dd415ad475dc561cdf437038248dc569a\$lut for cells of type $lut.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$a7bd353d45ccaa6325665766574a21b07181ca6a\$lut for cells of type $lut.
Using template $paramod$be8282095362741f5a910d91024b3d35dc5717ac\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$16985e1706243a019d93daf9cca618b30aa25f6c\$lut for cells of type $lut.
Using template $paramod$7fad3c4666dc0ee96ca5a2a6539c09915a8cde43\$lut for cells of type $lut.
Using template $paramod$c363a2f3ae03f6d5b7b4288a2d7ab8dd4c1366e9\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$d402296d3bd1f2c29938754e47a7b520a7066ff8\$lut for cells of type $lut.
Using template $paramod$8df421615870b1983274fd28bfc8240bbf9cd02b\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$fadba87985bf20014e707ab3e88fd452e244f971\$lut for cells of type $lut.
Using template $paramod$8e09ae0f3894a54b87ecb53de820abd774dfdf0d\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$c3b1966bc586ce0e990da056e01f6377d896a7f4\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$4075bdf9fd352c939259236af1c2afecae3c9908\$lut for cells of type $lut.
Using template $paramod$82efa024ff195c40bf31cdc022ab6bc74243835b\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$fe04f45b995a932c6ade7dfd42d32d2547497c10\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$d81344bea85ee0ef007eb71133b8bb21ce583e18\$lut for cells of type $lut.
Using template $paramod$80fdaf4867ea2ff1ac8890b6904e8887dbebe0ae\$lut for cells of type $lut.
Using template $paramod$11e2276598b27db03d783994afda1ae305c5bfdb\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$70b43c7b418942eb8bff82ba1f898deaa4b7a977\$lut for cells of type $lut.
Using template $paramod$f1d3205a5fdac9155200412a1a4679c2e2d225f9\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$7374e5c1ee27386fe7c5919a0c1cf5d2357a135d\$lut for cells of type $lut.
Using template $paramod$ad5fa4c993dc43c3e00419e69284cb50b42316d6\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$b641ceb4420778284733e843caa57e60391a9c5b\$lut for cells of type $lut.
Using template $paramod$e8400a9b1f04b0a9e525d66a95f61e853b444308\$lut for cells of type $lut.
Using template $paramod$67ead295bd057f634caf33cf6ae623c2b2cb3890\$lut for cells of type $lut.
Using template $paramod$6a72184221f689886e4ead1bd752647e401570b4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~9604 debug messages>

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45327.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46375.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$46701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$43784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$44770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$47240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$43416$auto$blifparse.cc:515:parse_blif$45610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 8770 unused wires.

5.48. Executing AUTONAME pass.
Renamed 148426 objects in module top (112 iterations).
<suppressed ~14446 debug messages>

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \top

5.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

5.50. Printing statistics.

=== top ===

   Number of wires:               8494
   Number of wire bits:          39168
   Number of public wires:        8494
   Number of public wire bits:   39168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10067
     $_TBUF_                        19
     CCU2C                         356
     DCCA                            1
     DP16KD                         38
     EHXPLLL                         1
     IDDRX1F                        16
     L6MUX21                       205
     LUT4                         5140
     MULT18X18D                      4
     ODDRX1F                        39
     PDPW16KD                        2
     PFUMX                        1013
     TRELLIS_DPR16X4                89
     TRELLIS_FF                   3144

5.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.52. Executing JSON backend.

Warnings: 29 unique messages, 29 total
End of script. Logfile hash: 56c16a14cb, CPU: user 27.55s system 1.62s, MEM: 2385.33 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 31% 8x techmap (9 sec), 17% 33x opt_clean (5 sec), ...
