Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 02:55:46 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: unit1/clk50Mhz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: unit1/unit1/db_clk/key_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                   38        0.418        0.000                      0                   38        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.534        0.000                      0                   38        0.418        0.000                      0                   38        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.856ns (22.745%)  route 2.907ns (77.255%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.608     5.129    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  unit1/act_keycode_reg[15]/Q
                         net (fo=2, routed)           0.827     6.412    unit1/receive_keycode[15]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.536 f  unit1/act_keycode[15]_i_9/O
                         net (fo=1, routed)           0.403     6.939    unit1/act_keycode[15]_i_9_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.871     7.934    unit1/act_keycode[15]_i_4_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I0_O)        0.152     8.086 r  unit1/keys[16]_i_1/O
                         net (fo=1, routed)           0.806     8.892    p_0_out[4]
    SLICE_X65Y73         FDRE                                         r  keys_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.494    14.835    CLOCK_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  keys_reg[16]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.631    14.427    keys_reg[16]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.317%)  route 2.882ns (77.683%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.608     5.129    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  unit1/act_keycode_reg[15]/Q
                         net (fo=2, routed)           0.827     6.412    unit1/receive_keycode[15]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.536 f  unit1/act_keycode[15]_i_9/O
                         net (fo=1, routed)           0.403     6.939    unit1/act_keycode[15]_i_9_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.850     7.913    unit1/act_keycode[15]_i_4_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.037 r  unit1/keys[15]_i_1/O
                         net (fo=1, routed)           0.802     8.839    p_0_out[3]
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    CLOCK_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X64Y72         FDRE (Setup_fdre_C_R)       -0.524    14.535    keys_reg[15]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.608     5.129    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  unit1/act_keycode_reg[15]/Q
                         net (fo=2, routed)           0.827     6.412    unit1/receive_keycode[15]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.536 f  unit1/act_keycode[15]_i_9/O
                         net (fo=1, routed)           0.403     6.939    unit1/act_keycode[15]_i_9_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          1.057     8.120    unit1/act_keycode[15]_i_4_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  unit1/keys[17]_i_1/O
                         net (fo=1, routed)           0.622     8.866    p_0_out[5]
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    14.630    keys_reg[17]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.259%)  route 2.732ns (76.741%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.608     5.129    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  unit1/act_keycode_reg[15]/Q
                         net (fo=2, routed)           0.827     6.412    unit1/receive_keycode[15]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.536 f  unit1/act_keycode[15]_i_9/O
                         net (fo=1, routed)           0.403     6.939    unit1/act_keycode[15]_i_9_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.871     7.934    unit1/act_keycode[15]_i_4_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  unit1/keys[13]_i_1/O
                         net (fo=1, routed)           0.630     8.689    p_0_out[1]
    SLICE_X65Y70         FDRE                                         r  keys_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    14.839    CLOCK_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  keys_reg[13]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    14.633    keys_reg[13]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.583ns (42.005%)  route 2.186ns (57.995%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.666     8.895    unit1/unit1_n_16
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.494    14.835    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[10]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.853    unit1/act_keycode_reg[10]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.583ns (42.005%)  route 2.186ns (57.995%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.666     8.895    unit1/unit1_n_16
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.494    14.835    unit1/CLK
    SLICE_X65Y76         FDRE                                         r  unit1/act_keycode_reg[15]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.853    unit1/act_keycode_reg[15]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.583ns (42.574%)  route 2.135ns (57.426%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.615     8.845    unit1/unit1_n_16
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.492    14.833    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_CE)      -0.169    14.887    unit1/act_keycode_reg[12]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.583ns (42.574%)  route 2.135ns (57.426%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.615     8.845    unit1/unit1_n_16
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.492    14.833    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[13]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_CE)      -0.169    14.887    unit1/act_keycode_reg[13]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.583ns (42.574%)  route 2.135ns (57.426%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.615     8.845    unit1/unit1_n_16
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.492    14.833    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[14]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_CE)      -0.169    14.887    unit1/act_keycode_reg[14]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 unit1/act_keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.583ns (43.684%)  route 2.041ns (56.316%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.606     5.127    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  unit1/act_keycode_reg[9]/Q
                         net (fo=2, routed)           0.897     6.443    unit1/unit1/Q[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.299     6.742 r  unit1/unit1/break0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.742    unit1/unit1/break0_carry_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.118 r  unit1/unit1/break0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.127    unit1/unit1/break0_carry_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.284 r  unit1/unit1/break0_carry__0/CO[1]
                         net (fo=1, routed)           0.614     7.898    unit1/unit1/data0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.332     8.230 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.521     8.751    unit1/unit1_n_16
    SLICE_X62Y75         FDRE                                         r  unit1/act_keycode_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.492    14.833    unit1/CLK
    SLICE_X62Y75         FDRE                                         r  unit1/act_keycode_reg[11]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X62Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.851    unit1/act_keycode_reg[11]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.748%)  route 0.307ns (62.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  unit1/act_keycode_reg[3]/Q
                         net (fo=9, routed)           0.184     1.788    unit1/act_keycode_reg_n_0_[3]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  unit1/keys[15]_i_2/O
                         net (fo=2, routed)           0.123     1.956    p_1_out[3]
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    CLOCK_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.059     1.538    keys_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 unit1/clk50Mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/clk50Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.758%)  route 0.365ns (66.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    unit1/CLK
    SLICE_X36Y46         FDRE                                         r  unit1/clk50Mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  unit1/clk50Mhz_reg/Q
                         net (fo=2, routed)           0.365     1.952    unit1/clk50Mhz_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  unit1/clk50Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.997    unit1/clk50Mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  unit1/clk50Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    unit1/CLK
    SLICE_X36Y46         FDRE                                         r  unit1/clk50Mhz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    unit1/clk50Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.173%)  route 0.392ns (67.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  unit1/act_keycode_reg[0]/Q
                         net (fo=10, routed)          0.236     1.841    unit1/act_keycode_reg_n_0_[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  unit1/keys[17]_i_2/O
                         net (fo=2, routed)           0.156     2.041    p_1_out[5]
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.070     1.549    keys_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.339%)  route 0.312ns (62.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  unit1/act_keycode_reg[3]/Q
                         net (fo=9, routed)           0.184     1.788    unit1/act_keycode_reg_n_0_[3]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  unit1/keys[15]_i_2/O
                         net (fo=2, routed)           0.128     1.961    p_1_out[3]
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    CLOCK_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  keys_reg[15]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y72         FDRE (Hold_fdre_C_CE)       -0.016     1.463    keys_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.830%)  route 0.417ns (62.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 f  unit1/act_keycode_reg[12]/Q
                         net (fo=2, routed)           0.060     1.687    unit1/receive_keycode[12]
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.732 f  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.241     1.974    unit1/act_keycode[15]_i_4_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  unit1/keys[18]_i_2/O
                         net (fo=2, routed)           0.116     2.135    p_1_out[6]
    SLICE_X65Y71         FDRE                                         r  keys_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    CLOCK_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  keys_reg[18]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.070     1.571    keys_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.790%)  route 0.364ns (66.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  unit1/act_keycode_reg[0]/Q
                         net (fo=10, routed)          0.236     1.841    unit1/act_keycode_reg_n_0_[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  unit1/keys[17]_i_2/O
                         net (fo=2, routed)           0.128     2.014    p_1_out[5]
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    CLOCK_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  keys_reg[17]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y72         FDRE (Hold_fdre_C_CE)       -0.039     1.440    keys_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keys_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.692%)  route 0.511ns (73.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X62Y75         FDRE                                         r  unit1/act_keycode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  unit1/act_keycode_reg[5]/Q
                         net (fo=13, routed)          0.386     1.991    unit1/act_keycode_reg_n_0_[5]
    SLICE_X65Y72         LUT5 (Prop_lut5_I2_O)        0.045     2.036 r  unit1/keys[13]_i_2/O
                         net (fo=2, routed)           0.124     2.160    p_1_out[1]
    SLICE_X65Y70         FDRE                                         r  keys_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.980    CLOCK_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  keys_reg[13]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.070     1.572    keys_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.443%)  route 0.331ns (56.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  unit1/act_keycode_reg[12]/Q
                         net (fo=2, routed)           0.060     1.687    unit1/receive_keycode[12]
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.137     1.869    unit1/unit1/act_keycode_reg[13]
    SLICE_X63Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.134     2.048    unit1/unit1_n_16
    SLICE_X62Y73         FDRE                                         r  unit1/act_keycode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     1.976    unit1/CLK
    SLICE_X62Y73         FDRE                                         r  unit1/act_keycode_reg[4]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X62Y73         FDRE (Hold_fdre_C_CE)       -0.039     1.459    unit1/act_keycode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.452%)  route 0.331ns (56.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  unit1/act_keycode_reg[12]/Q
                         net (fo=2, routed)           0.060     1.687    unit1/receive_keycode[12]
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.137     1.869    unit1/unit1/act_keycode_reg[13]
    SLICE_X63Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.134     2.048    unit1/unit1_n_16
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.847     1.975    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[0]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X65Y74         FDRE (Hold_fdre_C_CE)       -0.039     1.458    unit1/act_keycode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 unit1/act_keycode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit1/act_keycode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.452%)  route 0.331ns (56.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    unit1/CLK
    SLICE_X64Y75         FDRE                                         r  unit1/act_keycode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  unit1/act_keycode_reg[12]/Q
                         net (fo=2, routed)           0.060     1.687    unit1/receive_keycode[12]
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  unit1/act_keycode[15]_i_4/O
                         net (fo=14, routed)          0.137     1.869    unit1/unit1/act_keycode_reg[13]
    SLICE_X63Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  unit1/unit1/act_keycode[15]_i_1/O
                         net (fo=16, routed)          0.134     2.048    unit1/unit1_n_16
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.847     1.975    unit1/CLK
    SLICE_X65Y74         FDRE                                         r  unit1/act_keycode_reg[1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X65Y74         FDRE (Hold_fdre_C_CE)       -0.039     1.458    unit1/act_keycode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   keys_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   keys_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   keys_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y72   keys_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y73   keys_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y72   keys_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y71   keys_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y74   unit1/act_keycode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y74   unit1/act_keycode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit1/clk50Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   keys_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   keys_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   keys_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit1/clk50Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   keys_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   keys_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   keys_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   keys_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   unit1/act_keycode_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   unit1/act_keycode_reg[0]/C



