<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>【Verilog学习】-02-向量 | Xuanyao's Blog</title><meta name="author" content="Xuanyao Peng"><meta name="copyright" content="Xuanyao Peng"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="向量verilog的向量和C的向量（数组）不太一样，其的位数是写在名称的前面的，例如 12wire [7:0] w;assign out &#x3D; w[7];  在对向量赋值的时候，如果向量的位宽是相同的，就可以不用标明位；如果位宽不相同，则需要指明是那些位在进行assign">
<meta property="og:type" content="article">
<meta property="og:title" content="【Verilog学习】-02-向量">
<meta property="og:url" content="http://example.com/2022/01/13/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-02-%E5%90%91%E9%87%8F/index.html">
<meta property="og:site_name" content="Xuanyao&#39;s Blog">
<meta property="og:description" content="向量verilog的向量和C的向量（数组）不太一样，其的位数是写在名称的前面的，例如 12wire [7:0] w;assign out &#x3D; w[7];  在对向量赋值的时候，如果向量的位宽是相同的，就可以不用标明位；如果位宽不相同，则需要指明是那些位在进行assign">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg">
<meta property="article:published_time" content="2022-01-13T06:30:42.000Z">
<meta property="article:modified_time" content="2023-01-11T04:16:35.574Z">
<meta property="article:author" content="Xuanyao Peng">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg"><link rel="shortcut icon" href="https://s2.loli.net/2023/01/10/ARwIOr2ym4q5kxY.png"><link rel="canonical" href="http://example.com/2022/01/13/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-02-%E5%90%91%E9%87%8F/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【Verilog学习】-02-向量',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-01-11 12:16:35'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://s2.loli.net/2023/01/11/uxgHFMtiBm1kKcf.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">105</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">73</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://api.ixiaowai.cn/gqapi/gqapi.php/')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Xuanyao's Blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">【Verilog学习】-02-向量</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-01-13T06:30:42.000Z" title="发表于 2022-01-13 14:30:42">2022-01-13</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-01-11T04:16:35.574Z" title="更新于 2023-01-11 12:16:35">2023-01-11</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="【Verilog学习】-02-向量"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="向量"><a href="#向量" class="headerlink" title="向量"></a>向量</h2><p>verilog的向量和C的向量（数组）不太一样，其的位数是写在名称的前面的，例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] w;</span><br><span class="line"><span class="keyword">assign</span> out = w[<span class="number">7</span>];</span><br></pre></td></tr></table></figure>

<p>在对向量赋值的时候，如果向量的位宽是相同的，就可以不用标明位；如果位宽不相同，则需要指明是那些位在进行assign</p>
<span id="more"></span>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] vec;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] outv;		<span class="comment">//这个和上面的vec都是3位宽</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] w1;				<span class="comment">//w1是4位的位宽</span></span><br><span class="line"><span class="keyword">assign</span> w1[<span class="number">2</span>:<span class="number">0</span>] = vec;</span><br><span class="line"><span class="keyword">assign</span> outv = w1[<span class="number">2</span>:<span class="number">0</span>];		<span class="comment">//或者直接 assign outv = vec;</span></span><br></pre></td></tr></table></figure>

<h3 id="向量定义"><a href="#向量定义" class="headerlink" title="向量定义"></a>向量定义</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">type</span> [upper:lower] vector_name;</span><br><span class="line"></span><br><span class="line"><span class="comment">// examples</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] w;         <span class="comment">// 8-bit wire</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">1</span>] x;         <span class="comment">// 4-bit reg</span></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">0</span>] y;   <span class="comment">// 1-bit reg that is also an output port (this is still a vector)</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:-<span class="number">2</span>] z;  <span class="comment">// 6-bit wire input (negative ranges are allowed)</span></span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] a;       <span class="comment">// 4-bit output wire. Type is &#x27;wire&#x27; unless specified otherwise.</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">0</span>:<span class="number">7</span>] b;         <span class="comment">// 8-bit wire where b[0] is the most-significant bit.</span></span><br></pre></td></tr></table></figure>

<p>注意：大小端的定义和使用要保持一致：</p>
<blockquote>
<p>e.g., writing <code>vec[0:3]</code> when <code>vec</code> is declared <code>wire [3:0] vec;</code> is illegal.</p>
</blockquote>
<h3 id="隐式线网"><a href="#隐式线网" class="headerlink" title="隐式线网"></a>隐式线网</h3><p>线网类型的信号能够被<strong>隐式</strong>地在assign语句中或者在某个模块的输入中用了没有定义的端口定义。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] a, c;   <span class="comment">// Two vectors</span></span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">3&#x27;b101</span>;  <span class="comment">// a = 101</span></span><br><span class="line"><span class="keyword">assign</span> b = a;       <span class="comment">// b =   1  implicitly-created wire</span></span><br><span class="line"><span class="keyword">assign</span> c = b;       <span class="comment">// c = 001  &lt;-- bug</span></span><br><span class="line">my_module i1 (d,e); <span class="comment">// d and e are implicitly one-bit wide if not declared.</span></span><br><span class="line">                    <span class="comment">// This could be a bug if the port was intended to be a vector.</span></span><br></pre></td></tr></table></figure>

<h3 id="未压缩和压缩阵列（Unpacked-vs-Packed-Arrays）"><a href="#未压缩和压缩阵列（Unpacked-vs-Packed-Arrays）" class="headerlink" title="未压缩和压缩阵列（Unpacked vs. Packed Arrays）"></a>未压缩和压缩阵列（Unpacked vs. Packed Arrays）</h3><p>未压缩维度是定义在名字的后面，这是和前面的区别，很好区分。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> packed_unpacked_data();</span><br><span class="line"></span><br><span class="line"><span class="comment">// packed array</span></span><br><span class="line"><span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] packed_array = <span class="number">8&#x27;hAA</span>; </span><br><span class="line"><span class="comment">// unpacked array</span></span><br><span class="line"><span class="keyword">reg</span> unpacked_array [<span class="number">7</span>:<span class="number">0</span>] = &#x27;&#123;<span class="number">0</span>,<span class="number">0</span>,<span class="number">0</span>,<span class="number">0</span>,<span class="number">0</span>,<span class="number">0</span>,<span class="number">0</span>,<span class="number">1</span>&#125;; </span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="built_in">$display</span> (<span class="string">&quot;packed array[0]   = %b&quot;</span>, packed_array[<span class="number">0</span>]);</span><br><span class="line">  <span class="built_in">$display</span> (<span class="string">&quot;unpacked array[0] = %b&quot;</span>, unpacked_array[<span class="number">0</span>]);</span><br><span class="line">  <span class="built_in">$display</span> (<span class="string">&quot;packed array      = %b&quot;</span>, packed_array);</span><br><span class="line">  <span class="comment">// Below one is wrong syntax</span></span><br><span class="line">  <span class="comment">//$display(&quot;unpacked array[0] = %b&quot;,unpacked_array);</span></span><br><span class="line">   #<span class="number">1</span>  <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>output:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">packed array[0] = 0</span><br><span class="line">unpacked array[0] = 1</span><br><span class="line">packed array = 10101010</span><br></pre></td></tr></table></figure>

<h3 id="部分选择（Accessing-Vector-Elements-Part-Select）"><a href="#部分选择（Accessing-Vector-Elements-Part-Select）" class="headerlink" title="部分选择（Accessing Vector Elements: Part-Select）"></a>部分选择（Accessing Vector Elements: Part-Select）</h3><p>对应于上面定义的信号：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">w[<span class="number">3</span>:<span class="number">0</span>]      <span class="comment">// Only the lower 4 bits of w</span></span><br><span class="line">x[<span class="number">1</span>]        <span class="comment">// The lowest bit of x</span></span><br><span class="line">x[<span class="number">1</span>:<span class="number">1</span>]      <span class="comment">// ...also the lowest bit of x</span></span><br><span class="line">z[-<span class="number">1</span>:-<span class="number">2</span>]    <span class="comment">// Two lowest bits of z</span></span><br><span class="line">b[<span class="number">3</span>:<span class="number">0</span>]      <span class="comment">// Illegal. Vector part-select must match the direction of the declaration.</span></span><br><span class="line">b[<span class="number">0</span>:<span class="number">3</span>]      <span class="comment">// The *upper* 4 bits of b.</span></span><br><span class="line"><span class="keyword">assign</span> w[<span class="number">3</span>:<span class="number">0</span>] = b[<span class="number">0</span>:<span class="number">3</span>];    <span class="comment">// Assign upper 4 bits of b to lower 4 bits of w. w[3]=b[0], w[2]=b[1], etc.</span></span><br></pre></td></tr></table></figure>

<p>练习，大小端的转换：</p>
<p>在x86系统中时小端模式，而在IP（Internet protocols）协议中，一般定义的是大端模式。设计一个模块进行大小端的转换：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );<span class="comment">//</span></span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">31</span>:<span class="number">24</span>] = in[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">23</span>:<span class="number">16</span>] = in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">8</span>] = in[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">7</span>:<span class="number">0</span>] = in[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="逻辑运算与按位运算"><a href="#逻辑运算与按位运算" class="headerlink" title="逻辑运算与按位运算"></a>逻辑运算与按位运算</h3><p>按位运算是每一位作逻辑运算，然后整体输出，如果说输出的位宽小于输入的位宽，是以最低位输出的：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> out = a | b; <span class="comment">//这里的a、b是三位位宽，out是一位位宽，则输出是最低为位0相或的结果</span></span><br></pre></td></tr></table></figure>

<p>逻辑运算是把整个输入（不管多少位），按逻辑值来处理（0或者非0），输出是一位。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> out_or_bitwise = a | b;</span><br><span class="line"><span class="keyword">assign</span> out_or_logical = a || b;</span><br></pre></td></tr></table></figure>

<p>上述式子中的out_or_bitwise是三位宽，out_or_logical是一位宽度，a、b同上。</p>
<h3 id="串联运算符（concatenation-operator）"><a href="#串联运算符（concatenation-operator）" class="headerlink" title="串联运算符（concatenation operator）"></a>串联运算符（concatenation operator）</h3><p>串联运算符是指的是将几个位宽较小的数合成为一个位宽较大的一个数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&#123;<span class="number">3&#x27;b111</span>, <span class="number">3&#x27;b000</span>&#125; =&gt; <span class="number">6&#x27;b111000</span></span><br><span class="line">&#123;<span class="number">1&#x27;b1</span>, <span class="number">1&#x27;b0</span>, <span class="number">3&#x27;b101</span>&#125; =&gt; <span class="number">5&#x27;b10101</span></span><br><span class="line">&#123;<span class="number">4&#x27;ha</span>, <span class="number">4&#x27;d10</span>&#125; =&gt; <span class="number">8&#x27;b10101010</span>     <span class="comment">// 4&#x27;ha and 4&#x27;d10 are both 4&#x27;b1010 in binary</span></span><br></pre></td></tr></table></figure>

<p>串联运算需要知道每一位数的位宽，因此需要对其进行位的标注{1，2，3}是非法的。</p>
<p>串联运算符号在assign的两边都可以使用：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">23</span>:<span class="number">0</span>] out;</span><br><span class="line"><span class="keyword">assign</span> &#123;out[<span class="number">7</span>:<span class="number">0</span>], out[<span class="number">15</span>:<span class="number">8</span>]&#125; = in;         <span class="comment">// Swap two bytes. Right side and left side are both 16-bit vectors.</span></span><br><span class="line"><span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">0</span>] = &#123;in[<span class="number">7</span>:<span class="number">0</span>], in[<span class="number">15</span>:<span class="number">8</span>]&#125;;    <span class="comment">// This is the same thing.</span></span><br><span class="line"><span class="keyword">assign</span> out = &#123;in[<span class="number">7</span>:<span class="number">0</span>], in[<span class="number">15</span>:<span class="number">8</span>]&#125;;       <span class="comment">// This is different. The 16-bit vector on the right is extended to</span></span><br><span class="line">                                        <span class="comment">// match the 24-bit vector on the left, so out[23:16] are zero.</span></span><br><span class="line">                                        <span class="comment">// In the first two examples, out[23:16] are not assigned.</span></span><br></pre></td></tr></table></figure>

<p>练习，把输入串联之后，再给输出：</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/Vector3.png" alt="Vector3"></p>
<p>答案：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] a, b, c, d, e, f,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] w, x, y, z </span><br><span class="line">);<span class="comment">//</span></span><br><span class="line">    <span class="keyword">assign</span> &#123;w,x,y,z&#125; = &#123;a,b,c,d,e,f,<span class="number">2&#x27;b11</span>&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="向量反转"><a href="#向量反转" class="headerlink" title="向量反转"></a>向量反转</h3><h4 id="题目"><a href="#题目" class="headerlink" title="题目"></a>题目</h4><p>将8位输入反转后输出。</p>
<h4 id="解法"><a href="#解法" class="headerlink" title="解法"></a>解法</h4><p>这里可以直接像先前的方式对其进行直接的赋值，但是更好的方法是使用for循环。</p>
<p>怎么使用for循环呢？</p>
<p>这里原来的博主讲得太好了<a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Vectorr">Vectorr - HDLBits (01xz.net)</a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">assign</span> &#123;out[<span class="number">0</span>],out[<span class="number">1</span>],out[<span class="number">2</span>],out[<span class="number">3</span>],out[<span class="number">4</span>],out[<span class="number">5</span>],out[<span class="number">6</span>],out[<span class="number">7</span>]&#125; = in;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">/*</span></span><br><span class="line"><span class="comment">	// I know you&#x27;re dying to know how to use a loop to do this:</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">	// Create a combinational always block. This creates combinational logic that computes the same result</span></span><br><span class="line"><span class="comment">	// as sequential code. for-loops describe circuit *behaviour*, not *structure*, so they can only be used </span></span><br><span class="line"><span class="comment">	// inside procedural blocks (e.g., always block).</span></span><br><span class="line"><span class="comment">	// The circuit created (wires and gates) does NOT do any iteration: It only produces the same result</span></span><br><span class="line"><span class="comment">	// AS IF the iteration occurred. In reality, a logic synthesizer will do the iteration at compile time to</span></span><br><span class="line"><span class="comment">	// figure out what circuit to produce. (In contrast, a Verilog simulator will execute the loop sequentially</span></span><br><span class="line"><span class="comment">	// during simulation.)</span></span><br><span class="line"><span class="comment">	always @(*) begin	</span></span><br><span class="line"><span class="comment">		for (int i=0; i&lt;8; i++)	// int is a SystemVerilog type. Use integer for pure Verilog.</span></span><br><span class="line"><span class="comment">			out[i] = in[8-i-1];</span></span><br><span class="line"><span class="comment">	end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">	// It is also possible to do this with a generate-for loop. Generate loops look like procedural for loops,</span></span><br><span class="line"><span class="comment">	// but are quite different in concept, and not easy to understand. Generate loops are used to make instantiations</span></span><br><span class="line"><span class="comment">	// of &quot;things&quot; (Unlike procedural loops, it doesn&#x27;t describe actions). These &quot;things&quot; are assign statements,</span></span><br><span class="line"><span class="comment">	// module instantiations, net/variable declarations, and procedural blocks (things you can create when NOT inside </span></span><br><span class="line"><span class="comment">	// a procedure). Generate loops (and genvars) are evaluated entirely at compile time. You can think of generate</span></span><br><span class="line"><span class="comment">	// blocks as a form of preprocessing to generate more code, which is then run though the logic synthesizer.</span></span><br><span class="line"><span class="comment">	// In the example below, the generate-for loop first creates 8 assign statements at compile time, which is then</span></span><br><span class="line"><span class="comment">	// synthesized.</span></span><br><span class="line"><span class="comment">	// Note that because of its intended usage (generating code at compile time), there are some restrictions</span></span><br><span class="line"><span class="comment">	// on how you use them. Examples: 1. Quartus requires a generate-for loop to have a named begin-end block</span></span><br><span class="line"><span class="comment">	// attached (in this example, named &quot;my_block_name&quot;). 2. Inside the loop body, genvars are read only.</span></span><br><span class="line"><span class="comment">	generate</span></span><br><span class="line"><span class="comment">		genvar i;</span></span><br><span class="line"><span class="comment">		for (i=0; i&lt;8; i = i+1) begin: my_block_name</span></span><br><span class="line"><span class="comment">			assign out[i] = in[8-i-1];</span></span><br><span class="line"><span class="comment">		end</span></span><br><span class="line"><span class="comment">	endgenerate</span></span><br><span class="line"><span class="comment">	*/</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>这里主要介绍了两种for循环，一种是直接在时序模块中使用for循环，这种方式是相当于编译器帮你生成了相应的电路让它看起来就像是for循环在迭代（其实并没有迭代，而只是生成了相应的电路）；第二种方式是通过generate模块，这个模块的作用是相当于帮你循环生成了相应的代码，是在编译的时候，编译器帮你完成了代码的复用。</p>
<h4 id="程序报错"><a href="#程序报错" class="headerlink" title="程序报错"></a>程序报错</h4><figure class="highlight cmd"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Error (<span class="number">10644</span>): Verilog HDL error <span class="built_in">at</span> top_module.v(<span class="number">7</span>): this block requires a name File: /home/h/work/hdlbits.<span class="number">3279882</span>/top_module.v Line: <span class="number">7</span></span><br></pre></td></tr></table></figure>

<h4 id="原因"><a href="#原因" class="headerlink" title="原因"></a>原因</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">for</span>(i = <span class="number">0</span>;i &lt; <span class="number">8</span>;i = i + <span class="number">1</span>)<span class="keyword">begin</span>:my_for_block	<span class="comment">//这里忘记开始写模块的名称了，要加上:my_for_block</span></span><br><span class="line">        <span class="keyword">assign</span> out[i] = in[<span class="number">7</span> - i];					<span class="comment">//小小提一嘴，assign是有方向的，只能够in-&gt;out</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="串联运算的复制操作"><a href="#串联运算的复制操作" class="headerlink" title="串联运算的复制操作"></a>串联运算的复制操作</h3><p>在串联运算中，可以对同一个元素重复，格式为{num{vector}}。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">&#123;<span class="number">5</span>&#123;<span class="number">1&#x27;b1</span>&#125;&#125;			<span class="comment">// 5&#x27;b11111 (or 5&#x27;d31 or 5&#x27;h1f)</span></span><br><span class="line">&#123;<span class="number">2</span>&#123;a,b,c&#125;&#125;			<span class="comment">// The same as &#123;a,b,c,a,b,c&#125;</span></span><br><span class="line">&#123;<span class="number">3&#x27;d5</span>,&#123;<span class="number">2</span>&#123;<span class="number">3&#x27;d6</span>&#125;&#125;&#125;	<span class="comment">// 9&#x27;b101_110_110. It&#x27;s a concatenation of 101 with</span></span><br><span class="line">                    <span class="comment">// the second vector, which is two copies of 3&#x27;b110.</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>最常见的重复操作是在符号位拓展的情况（保留符号位（sign-extending）），4’b<strong>0</strong>101-&gt;4’b<strong>00000</strong>101、4’b<strong>1</strong>101-&gt;4’b<strong>111111</strong>101</p>
</blockquote>
<p>eg.保留符号位8-&gt;32位拓展：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );<span class="comment">//</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = &#123; &#123;<span class="number">24</span>&#123;in[<span class="number">7</span>]&#125;&#125; , in &#125;;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>eg.对五位的输入进行所有组合情况的比较，输出$C^{2}_{5}$种情况，如下所示：</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/Vector5.png" alt="Vector5"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a, b, c, d, e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">24</span>:<span class="number">0</span>] out );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = ~&#123; &#123;<span class="number">5</span>&#123;a&#125;&#125;, &#123;<span class="number">5</span>&#123;b&#125;&#125;, &#123;<span class="number">5</span>&#123;c&#125;&#125;, &#123;<span class="number">5</span>&#123;d&#125;&#125;, &#123;<span class="number">5</span>&#123;e&#125;&#125; &#125; ^ &#123; <span class="number">5</span>&#123;a,b,c,d,e&#125; &#125;;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>编译有一个warning：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Warning (<span class="number">13024</span>): Output pins are stuck at VCC <span class="keyword">or</span> GND</span><br></pre></td></tr></table></figure>

<p>这是因为在输出里面有一个值是永远不随输入变化的，在这里是由于存在像 assign a &#x3D; a &amp; a；这样的情况存在，在这个要求下是需要这样的，因此可以忽略这个warning。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Xuanyao Peng</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2022/01/13/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-02-%E5%90%91%E9%87%8F/">http://example.com/2022/01/13/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-02-%E5%90%91%E9%87%8F/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Xuanyao's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/01/13/%E3%80%90Hexo%E3%80%91-04-%E6%95%B0%E5%AD%A6%E5%85%AC%E5%BC%8F/"><img class="prev-cover" src="https://s2.loli.net/2023/01/10/Gnz3RKpxZOYeulf.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">【Hexo】-04-数学公式</div></div></a></div><div class="next-post pull-right"><a href="/2022/01/13/%E3%80%90HoloCubic%E3%80%91-00-%E5%8E%9F%E7%90%86%E5%9B%BE/"><img class="next-cover" src="https://s2.loli.net/2023/01/10/kLWdqREZBIsSKMm.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">【HoloCubic】-00-原理图</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/01/12/%E3%80%90CAG_SLAM%E3%80%91-01-%E6%8E%A7%E5%88%B6%E4%BF%A1%E5%8F%B7/" title="【CAG_SLAM】-01-控制信号"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-12</div><div class="title">【CAG_SLAM】-01-控制信号</div></div></a></div><div><a href="/2022/01/05/%E3%80%90CAG_SLAM%E3%80%91-00-%E6%AF%94%E8%BE%83%E6%A0%91/" title="【CAG_SLAM】-00-比较树"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-05</div><div class="title">【CAG_SLAM】-00-比较树</div></div></a></div><div><a href="/2022/01/17/%E3%80%90CAG_SLAM%E3%80%91-02-%E9%A1%B9%E7%9B%AE%E6%80%BB%E7%BB%93/" title="【CAG-SLAM】-02-项目总结"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-17</div><div class="title">【CAG-SLAM】-02-项目总结</div></div></a></div><div><a href="/2022/02/28/%E3%80%90CAG_SLAM%E3%80%91-03-Padding-Modules/" title="【CAG_SLAM】-03-Padding-Modules"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-28</div><div class="title">【CAG_SLAM】-03-Padding-Modules</div></div></a></div><div><a href="/2022/03/17/%E3%80%90CAG_SLAM%E3%80%91-04-%E9%99%A4%E6%B3%95%E5%99%A8/" title="【CAG_SLAM】-04-除法器"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-17</div><div class="title">【CAG_SLAM】-04-除法器</div></div></a></div><div><a href="/2022/03/20/%E3%80%90CAG_SLAM%E3%80%91-05-Zero-Padding/" title="【CAG_SLAM】-05-Zero-Padding"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-20</div><div class="title">【CAG_SLAM】-05-Zero-Padding</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://s2.loli.net/2023/01/11/uxgHFMtiBm1kKcf.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Xuanyao Peng</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">105</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">73</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/PengXuanyao"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">新手学电脑，也请多多指教。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%91%E9%87%8F"><span class="toc-number">1.</span> <span class="toc-text">向量</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E5%AE%9A%E4%B9%89"><span class="toc-number">1.1.</span> <span class="toc-text">向量定义</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9A%90%E5%BC%8F%E7%BA%BF%E7%BD%91"><span class="toc-number">1.2.</span> <span class="toc-text">隐式线网</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9C%AA%E5%8E%8B%E7%BC%A9%E5%92%8C%E5%8E%8B%E7%BC%A9%E9%98%B5%E5%88%97%EF%BC%88Unpacked-vs-Packed-Arrays%EF%BC%89"><span class="toc-number">1.3.</span> <span class="toc-text">未压缩和压缩阵列（Unpacked vs. Packed Arrays）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%83%A8%E5%88%86%E9%80%89%E6%8B%A9%EF%BC%88Accessing-Vector-Elements-Part-Select%EF%BC%89"><span class="toc-number">1.4.</span> <span class="toc-text">部分选择（Accessing Vector Elements: Part-Select）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E4%B8%8E%E6%8C%89%E4%BD%8D%E8%BF%90%E7%AE%97"><span class="toc-number">1.5.</span> <span class="toc-text">逻辑运算与按位运算</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%B2%E8%81%94%E8%BF%90%E7%AE%97%E7%AC%A6%EF%BC%88concatenation-operator%EF%BC%89"><span class="toc-number">1.6.</span> <span class="toc-text">串联运算符（concatenation operator）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E5%8F%8D%E8%BD%AC"><span class="toc-number">1.7.</span> <span class="toc-text">向量反转</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%A2%98%E7%9B%AE"><span class="toc-number">1.7.1.</span> <span class="toc-text">题目</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%A7%A3%E6%B3%95"><span class="toc-number">1.7.2.</span> <span class="toc-text">解法</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A8%8B%E5%BA%8F%E6%8A%A5%E9%94%99"><span class="toc-number">1.7.3.</span> <span class="toc-text">程序报错</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8E%9F%E5%9B%A0"><span class="toc-number">1.7.4.</span> <span class="toc-text">原因</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%B2%E8%81%94%E8%BF%90%E7%AE%97%E7%9A%84%E5%A4%8D%E5%88%B6%E6%93%8D%E4%BD%9C"><span class="toc-number">1.8.</span> <span class="toc-text">串联运算的复制操作</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/01/12/%E3%80%90Hexo%E3%80%91-06-%E4%BD%BF%E7%94%A8github%E5%90%8C%E6%AD%A5%E5%8D%9A%E5%AE%A2%E6%97%B6%E7%9A%84%E8%8B%A5%E5%B9%B2%E9%97%AE%E9%A2%98%E5%8F%8A%E8%A7%A3%E5%86%B3/" title="【Hexo】-06-使用github同步博客时的若干问题及解决"><img src="https://s2.loli.net/2023/01/10/Gnz3RKpxZOYeulf.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【Hexo】-06-使用github同步博客时的若干问题及解决"/></a><div class="content"><a class="title" href="/2023/01/12/%E3%80%90Hexo%E3%80%91-06-%E4%BD%BF%E7%94%A8github%E5%90%8C%E6%AD%A5%E5%8D%9A%E5%AE%A2%E6%97%B6%E7%9A%84%E8%8B%A5%E5%B9%B2%E9%97%AE%E9%A2%98%E5%8F%8A%E8%A7%A3%E5%86%B3/" title="【Hexo】-06-使用github同步博客时的若干问题及解决">【Hexo】-06-使用github同步博客时的若干问题及解决</a><time datetime="2023-01-12T09:56:23.000Z" title="发表于 2023-01-12 17:56:23">2023-01-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/01/10/%E3%80%90Fluid%E3%80%9100_Hexo%E4%B8%BB%E9%A2%98Fluid%E9%85%8D%E7%BD%AE/" title="【Fluid】00_Hexo主题Fluid配置"><img src="https://avatars2.githubusercontent.com/t/3419353?s=280&amp;v=4" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【Fluid】00_Hexo主题Fluid配置"/></a><div class="content"><a class="title" href="/2023/01/10/%E3%80%90Fluid%E3%80%9100_Hexo%E4%B8%BB%E9%A2%98Fluid%E9%85%8D%E7%BD%AE/" title="【Fluid】00_Hexo主题Fluid配置">【Fluid】00_Hexo主题Fluid配置</a><time datetime="2023-01-10T07:10:00.000Z" title="发表于 2023-01-10 15:10:00">2023-01-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/01/10/%E3%80%90%E6%98%9F%E6%B2%B3%E6%9D%AF%E3%80%9100_%E8%B5%9B%E9%A2%98%E5%8F%91%E5%B8%83%E6%B2%99%E9%BE%99/" title="【星河杯】00_赛题发布沙龙"><img src="https://s2.loli.net/2023/01/10/nqXCl9KY8mQHa4B.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【星河杯】00_赛题发布沙龙"/></a><div class="content"><a class="title" href="/2023/01/10/%E3%80%90%E6%98%9F%E6%B2%B3%E6%9D%AF%E3%80%9100_%E8%B5%9B%E9%A2%98%E5%8F%91%E5%B8%83%E6%B2%99%E9%BE%99/" title="【星河杯】00_赛题发布沙龙">【星河杯】00_赛题发布沙龙</a><time datetime="2023-01-10T06:02:19.000Z" title="发表于 2023-01-10 14:02:19">2023-01-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/18/%E3%80%90ChiselBookByLiang%E3%80%9100_Chisel/" title="【ChiselBookByLiang】00_Chisel"><img src="https://s2.loli.net/2023/01/10/WrvaUEYJ4xioHbm.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【ChiselBookByLiang】00_Chisel"/></a><div class="content"><a class="title" href="/2022/12/18/%E3%80%90ChiselBookByLiang%E3%80%9100_Chisel/" title="【ChiselBookByLiang】00_Chisel">【ChiselBookByLiang】00_Chisel</a><time datetime="2022-12-18T03:36:20.000Z" title="发表于 2022-12-18 11:36:20">2022-12-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/10/%E3%80%90ChiselBookV1%E3%80%9100_Combinational_Circuit/" title="【ChiselBookV1】00_Combinational_Circuit"><img src="https://s2.loli.net/2023/01/10/w6JK7dIO8ijpDg3.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【ChiselBookV1】00_Combinational_Circuit"/></a><div class="content"><a class="title" href="/2022/12/10/%E3%80%90ChiselBookV1%E3%80%9100_Combinational_Circuit/" title="【ChiselBookV1】00_Combinational_Circuit">【ChiselBookV1】00_Combinational_Circuit</a><time datetime="2022-12-10T11:20:20.000Z" title="发表于 2022-12-10 19:20:20">2022-12-10</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Xuanyao Peng</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">❤️🧡💚🇨🇳💙💜🤎</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><div class="js-pjax"></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>