@W: CD276 :"D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@W: CL279 :"D:\Clases\Arqui\2doParcial\rom01\contRead00.vhdl":20:8:20:9|Pruning register bits 1 to 0 of outc(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

