<div id="header" align="center">
  <img src="https://media.giphy.com/media/M9gbBd9nbDrOTu1Mqx/giphy.gif" width="100"/>
</div>
<div id="header" align="center">
  <img src="https://www.google.com/imgres?imgurl=https%3A%2F%2Fimages.anandtech.com%2Fdoci%2F17251%2Famd-logos-web-update-2020_4_678x452.png&imgrefurl=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17251%2Famds-acquisition-of-xilinx-receives-regulatory-go-expected-to-close-feb-14th&tbnid=kc6DM5-MmgUWdM&vet=12ahUKEwjexfKP-OX8AhUyxXMBHTn3BBcQMygaegUIARDzAQ..i&docid=b5_JXci-xyioVM&w=678&h=382&q=xilinx%20logo%20png&hl=en&ved=2ahUKEwjexfKP-OX8AhUyxXMBHTn3BBcQMygaegUIARDzAQ" width="100"/>
  
 <div>
    <table align="center">
        <tr>
            <td>
</div>
<div id="badges" align="center">
  <a href="https://www.linkedin.com/in/nidhinchandran47/" data-inline="true">
    <img src="https://img.shields.io/badge/Nidhin Chandran-blue?style=for-the-badge&logo=linkedin&logoColor=white&align=center" alt="LinkedIn Badge"/>
  </a>
 </div>
            </td>
            <td>

<div id="badges" align="center" >
  <a href="https://www.linkedin.com/in/adar-sh" data-inline="true">
    <img src="https://img.shields.io/badge/Adarsh K-blue?style=for-the-badge&logo=linkedin&logoColor=white&align=right" alt="LinkedIn Badge"/>
  </a>
 </div>
            </td>
        </tr>
    </table>
</div>
 
# Learn RTL Design Together
Repository for __Verilog__, __VHDL__, __System Verilog__ building blocks 
We will upload very basic rtl project  
Most of these are well tested and shouldn't have issues.
If you notice any issues,please raise it.

<div id="badges" align="center">
  <a href="https://circuitverse.org/users/104723" data-inline="true">
    <img src="https://img.shields.io/badge/CIRCUITVERSE -D62D?style=for-the-badge&logo=razer&logoColor=252525" alt="LinkedIn Badge"/>
  </a>
 </div>
 
- - - -

<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Nidhinchandran47&exclude_repo=aras,flotadder,4-bit-alu,muc_unit,nielit&layout=compact&theme=highcontrast&card_width=500&hide_title=true" />
 
- - - -                                                                                     
                                                                                     
# MODULES

## Verilog ##

|   |    |
| ---- | ----|
| 1 | [**JK FLIPFLOP**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/001-%20JK%20FLIPFLOP "JK FLIPFLOP") |
| 2 | [**FULL ADDER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/002-%20FULL%20ADDER "FULL ADDER") |
| 3 | [**ADDER / SUBTRACTOR**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/003-%20FULL%20ADDER_SUBTRACTOR "ADDER / SUBTRACTOR") |
| 4 | [**MULTIPLEXERS**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/004-%20MULTIPLEXERS "MULTIPLEXERS") |
| 5 | [**BINARY TO GRAY CONVERTER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/005-%20BINARY%20TO%20GRAY%20CONVERTER "BINARY TO GRAY CONVERTER") |
| 6 | [**GRAY TO BINARY CONVERTER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/006-%20GRAY%20TO%20BINARY%20CONVERTER "GRAY TO BINARY CONVERTER") |




## VHDL ##

|   |   |
| --- | --- |
| 1 | [**JK FLIPFLOP**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/101-%20JK%20FLIPFLOP "JK FLIPFLOP") |
| 2 | [**T FLIPFLOP**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/102-%20T%20FLIPFLOP "T FLIPFLOP") |
| 3 | [**FULL ADDER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/103-%20FULL%20ADDER "FULL ADDER") |
| 4 | [**RIPPLE CARRY ADDER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/104-%20RIPPLE%20CARRY%20ADDER "RIPPLE CARRY ADDER") |
| 5 | [**MULTIPLEXERS**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/105-%20MULTIPLEXERS "MULTIPLEXERS") |
| 6 | [**DEMULTIPLEXER**](https://github.com/Nidhinchandran47/my_rtl_code/tree/main/106-%20DEMULTIPLEXER "DEMULTIPLEXER") |
