Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 18 16:02:50 2019
| Host         : LAPTOP-8ABQCAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 272 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1492 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.747        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.747        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 2.247ns (42.831%)  route 2.999ns (57.169%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__5_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.316    clk_gen/p_0_in[30]
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.062    15.064    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.152ns (41.777%)  route 2.999ns (58.223%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__5_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.221 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.221    clk_gen/p_0_in[31]
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.062    15.064    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 2.136ns (41.596%)  route 2.999ns (58.404%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__5_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.205 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.205    clk_gen/p_0_in[29]
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.062    15.064    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 2.133ns (41.562%)  route 2.999ns (58.438%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.202 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.202    clk_gen/p_0_in[26]
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.062    15.062    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.112ns (41.321%)  route 2.999ns (58.679%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.181 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.181    clk_gen/p_0_in[28]
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.062    15.062    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.038ns (40.459%)  route 2.999ns (59.541%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.107 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.107    clk_gen/p_0_in[27]
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.062    15.062    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.022ns (40.270%)  route 2.999ns (59.730%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__4_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.091 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.091    clk_gen/p_0_in[25]
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.062    15.062    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 2.019ns (40.234%)  route 2.999ns (59.766%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.088 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.088    clk_gen/p_0_in[22]
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.998ns (39.983%)  route 2.999ns (60.017%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.067 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.067    clk_gen/p_0_in[24]
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.924ns (39.081%)  route 2.999ns (60.919%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.549     5.070    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.367    clk_gen/count2[11]
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.491 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.836     7.327    clk_gen/count20_carry_i_8_n_1
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.764    clk_gen/count20_carry_i_4_n_1
    SLICE_X47Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.888 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_gen/count2_0[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    clk_gen/count20_carry__0_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.517    clk_gen/count20_carry__1_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.640    clk_gen/count20_carry__2_n_1
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__3_n_1
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.993    clk_gen/p_0_in[23]
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.175     1.776    clk_gen/count2[0]
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.043     1.819 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    clk_gen/p_0_in[0]
    SLICE_X46Y22         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.133     1.570    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.695    clk_gen/count2[8]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.740 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.740    clk_gen/count2_0[8]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.803 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[8]
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.695    clk_gen/count2[16]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[16]
    SLICE_X47Y24         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.695    clk_gen/count2[20]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[20]
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.552     1.435    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.696    clk_gen/count2[12]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[12]
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.698    clk_gen/count2[28]
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_gen/p_0_in[28]
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.552     1.435    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.696    clk_gen/count2[24]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[24]
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.114     1.689    clk_gen/count2[17]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[17]
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.115     1.693    clk_gen/count2[29]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.808    clk_gen/p_0_in[29]
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.694    clk_gen/count2[5]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.809    clk_gen/p_0_in[5]
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y23   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25   clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25   clk_gen/count2_reg[17]/C



