============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:09 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (73 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     283                  
       Uncertainty:-     200                  
     Required Time:=    2017                  
      Launch Clock:-       0                  
         Data Path:-    1944                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q F     DFFHQX1        4 10.1   262   327     327 
  regFile/g17899/Y         -       A->Y  R     INVX1          1  1.8    88   177     504 
  regFile/g17836/Y         -       B->Y  R     OR2X2          3  6.0    80   152     656 
  regFile/g17822/Y         -       B->Y  R     OR2X4          4  8.0    61   135     791 
  regFile/g17683/Y         -       A->Y  F     NOR2X4         3  4.3    54    65     856 
  regFile/g17633/Y         -       A->Y  R     INVX2          2  5.6    72    68     924 
  regFile/g17337/Y         -       B->Y  F     NOR2X4         1  2.3    44    56     980 
  regFile/drc_bufs11287/Y  -       A->Y  R     INVX2          1  2.4    38    44    1025 
  regFile/drc_bufs11285/Y  -       A->Y  F     INVX2          2  3.8    62    56    1081 
  regFile/g10867_dup/Y     -       A->Y  F     BUFX6          8 12.7    73   112    1194 
  regFile/g10509/Y         -       A1->Y R     AOI21X2        1  1.8    77    94    1288 
  regFile/g10271/Y         -       A->Y  R     AND2X1         1  2.4    65   167    1455 
  regFile/g10179/Y         -       A->Y  F     NAND2X2        1  1.8    88    98    1553 
  regFile/g10107/Y         -       B->Y  F     OR2X1          1  1.8    61   147    1700 
  regFile/g10076/Y         -       C->Y  F     OR3X2          2  4.4    99   244    1944 
  regFile/mem_reg[9][9]/SI -       -     F     SDFFNSRX4      2    -     -     0    1944 
#----------------------------------------------------------------------------------------



Path 2: MET (73 ps) Setup Check with Pin regFile/mem_reg[9][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[9][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 3: MET (73 ps) Setup Check with Pin regFile/mem_reg[8][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[8][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 4: MET (73 ps) Setup Check with Pin regFile/mem_reg[7][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[7][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 5: MET (73 ps) Setup Check with Pin regFile/mem_reg[6][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[6][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 6: MET (73 ps) Setup Check with Pin regFile/mem_reg[5][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[5][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 7: MET (73 ps) Setup Check with Pin regFile/mem_reg[4][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[4][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 8: MET (73 ps) Setup Check with Pin regFile/mem_reg[3][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[3][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 9: MET (73 ps) Setup Check with Pin regFile/mem_reg[31][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[31][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 10: MET (73 ps) Setup Check with Pin regFile/mem_reg[30][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[30][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 11: MET (73 ps) Setup Check with Pin regFile/mem_reg[2][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[2][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 12: MET (73 ps) Setup Check with Pin regFile/mem_reg[29][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[29][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 13: MET (73 ps) Setup Check with Pin regFile/mem_reg[28][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[28][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 14: MET (73 ps) Setup Check with Pin regFile/mem_reg[27][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[27][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 15: MET (73 ps) Setup Check with Pin regFile/mem_reg[26][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[26][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 16: MET (73 ps) Setup Check with Pin regFile/mem_reg[25][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[25][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 17: MET (73 ps) Setup Check with Pin regFile/mem_reg[24][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[24][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 18: MET (73 ps) Setup Check with Pin regFile/mem_reg[23][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[23][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 19: MET (73 ps) Setup Check with Pin regFile/mem_reg[22][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[22][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 20: MET (73 ps) Setup Check with Pin regFile/mem_reg[21][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[21][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[21][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 21: MET (73 ps) Setup Check with Pin regFile/mem_reg[20][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[20][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10934/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[20][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 22: MET (73 ps) Setup Check with Pin regFile/mem_reg[1][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[1][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[1][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 23: MET (73 ps) Setup Check with Pin regFile/mem_reg[19][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[19][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[19][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 24: MET (73 ps) Setup Check with Pin regFile/mem_reg[18][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[18][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[18][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 25: MET (73 ps) Setup Check with Pin regFile/mem_reg[17][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[17][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[17][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 26: MET (73 ps) Setup Check with Pin regFile/mem_reg[16][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[16][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[16][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 27: MET (73 ps) Setup Check with Pin regFile/mem_reg[15][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[15][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[15][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 28: MET (73 ps) Setup Check with Pin regFile/mem_reg[14][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[14][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[14][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 29: MET (73 ps) Setup Check with Pin regFile/mem_reg[13][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[13][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10935/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[13][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 30: MET (73 ps) Setup Check with Pin regFile/mem_reg[12][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[12][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[12][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 31: MET (73 ps) Setup Check with Pin regFile/mem_reg[11][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[11][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10933/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[11][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 32: MET (73 ps) Setup Check with Pin regFile/mem_reg[10][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[10][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y         -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y         -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y         -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y         -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y         -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y         -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y         -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y  -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y  -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[10][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#----------------------------------------------------------------------------------------



Path 33: MET (73 ps) Setup Check with Pin regFile/mem_reg[0][7]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[0][7]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     154                  
       Uncertainty:-     200                  
     Required Time:=    2146                  
      Launch Clock:-       0                  
         Data Path:-    2073                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q       -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y        -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y        -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17795/Y        -       B->Y  R     NOR2X4         3  4.0    86    88     754 
  regFile/g17678/Y        -       A->Y  R     AND2X2         2  2.8    59   214     968 
  regFile/g17275/Y        -       B->Y  R     AND2X2         3  4.2    73   198    1166 
  regFile/g10849/Y        -       A->Y  R     BUFX3          8  8.7    74   126    1292 
  regFile/g10669/Y        -       A->Y  R     AND2X1         1  2.4    65   166    1458 
  regFile/g10467/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1518 
  regFile/g10288/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1642 
  regFile/g10171/Y        -       B->Y  R     NAND2X2        1  1.8    44    58    1700 
  regFile/g10105/Y        -       A->Y  R     OR2X1          1  2.0    54   105    1806 
  regFile/g10074/Y        -       A->Y  R     OR2X4          1  2.8    35   116    1921 
  regFile/drc_bufs10937/Y -       A->Y  F     INVX3          4  8.4    84    66    1988 
  regFile/drc_bufs10936/Y -       A->Y  R     INVX3          8  9.5    83    85    2073 
  regFile/mem_reg[0][7]/D -       -     R     DFFRHQX4       8    -     -     0    2073 
#---------------------------------------------------------------------------------------



Path 34: MET (75 ps) Setup Check with Pin regFile/mem_reg[9][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10973/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[9][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 35: MET (75 ps) Setup Check with Pin regFile/mem_reg[8][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10973/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[8][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 36: MET (75 ps) Setup Check with Pin regFile/mem_reg[7][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10976/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[7][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 37: MET (75 ps) Setup Check with Pin regFile/mem_reg[6][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10973/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[6][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 38: MET (75 ps) Setup Check with Pin regFile/mem_reg[5][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10973/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[5][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 39: MET (75 ps) Setup Check with Pin regFile/mem_reg[4][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10974/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[4][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 40: MET (75 ps) Setup Check with Pin regFile/mem_reg[3][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10976/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[3][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 41: MET (75 ps) Setup Check with Pin regFile/mem_reg[31][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10976/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[31][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 42: MET (75 ps) Setup Check with Pin regFile/mem_reg[30][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10973/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[30][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 43: MET (75 ps) Setup Check with Pin regFile/mem_reg[2][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y         -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y         -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y         -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y         -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y         -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y  -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y  -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y  -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y         -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y         -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y         -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y  -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10975/Y  -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[2][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#----------------------------------------------------------------------------------------



Path 44: MET (75 ps) Setup Check with Pin regFile/mem_reg[29][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10975/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[29][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 45: MET (75 ps) Setup Check with Pin regFile/mem_reg[28][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10974/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[28][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 46: MET (75 ps) Setup Check with Pin regFile/mem_reg[27][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10975/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[27][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 47: MET (75 ps) Setup Check with Pin regFile/mem_reg[26][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10976/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[26][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 48: MET (75 ps) Setup Check with Pin regFile/mem_reg[25][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10974/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[25][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 49: MET (75 ps) Setup Check with Pin regFile/mem_reg[24][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10974/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[24][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------



Path 50: MET (75 ps) Setup Check with Pin regFile/mem_reg[23][14]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][14]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     147                  
       Uncertainty:-     200                  
     Required Time:=    2153                  
      Launch Clock:-       0                  
         Data Path:-    2077                  
             Slack:=      75                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK        -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q         -       CK->Q R     DFFHQX1        4 10.8   232   291     291 
  regFile/g17899/Y          -       A->Y  F     INVX1          1  1.8    95   173     464 
  regFile/g17836/Y          -       B->Y  F     OR2X2          3  5.6    98   202     666 
  regFile/g17822/Y          -       B->Y  F     OR2X4          4  7.5    83   199     865 
  regFile/g17683/Y          -       A->Y  R     NOR2X4         3  4.4    79    95     960 
  regFile/g17165/Y          -       B->Y  R     AND2X1         1  2.4    65   179    1138 
  regFile/drc_bufs11429/Y   -       A->Y  F     INVX2          2  5.2    84    81    1219 
  regFile/drc_bufs11427/Y   -       A->Y  R     INVX4          7 11.5    78    80    1299 
  regFile/drc_bufs11034/Y   -       A->Y  R     BUFX3          4  7.2    64   122    1421 
  regFile/g10567/Y          -       A1->Y F     AOI21X2        1  1.8   100   107    1529 
  regFile/g10291/Y          -       A->Y  F     AND2X1         1  2.3    71   124    1653 
  regFile/g10184/Y          -       A->Y  R     NAND2X2        1  1.8    44    61    1714 
  regFile/g10095/Y          -       A->Y  R     OR2X1          1  2.0    54   105    1819 
  regFile/g10079/Y          -       B->Y  R     OR2X4          1  2.8    35   107    1926 
  regFile/drc_bufs10977/Y   -       A->Y  F     INVX3          4  9.6    94    72    1998 
  regFile/drc_bufs10974/Y   -       A->Y  R     INVX4          8  9.5    69    79    2077 
  regFile/mem_reg[23][14]/D -       -     R     DFFRHQX4       8    -     -     0    2077 
#-----------------------------------------------------------------------------------------

