{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764937210660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764937210661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 13:20:10 2025 " "Processing started: Fri Dec 05 13:20:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764937210661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764937210661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_module -c LCD_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_module -c LCD_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764937210661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764937210849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lut " "Found entity 1: text_lut" {  } { { "text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937210877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_text_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_text_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_text_lut " "Found entity 1: tb_text_lut" {  } { { "tb_text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/tb_text_lut.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937210879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lcd_driver " "Found entity 1: tb_lcd_driver" {  } { { "tb_lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/tb_lcd_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937210881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rom_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd_rom_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937210885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_module " "Found entity 1: LCD_module" {  } { { "LCD_module.bdf" "" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937210886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937210886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_module " "Elaborating entity \"LCD_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764937210904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:inst " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:inst\"" {  } { { "LCD_module.bdf" "inst" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { { 184 504 848 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937210913 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rs_reg lcd_driver.v(125) " "Verilog HDL Always Construct warning at lcd_driver.v(125): inferring latch(es) for variable \"lcd_rs_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764937210915 "|LCD_module|lcd_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_data_reg lcd_driver.v(125) " "Verilog HDL Always Construct warning at lcd_driver.v(125): inferring latch(es) for variable \"lcd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764937210915 "|LCD_module|lcd_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_en_reg lcd_driver.v(125) " "Verilog HDL Always Construct warning at lcd_driver.v(125): inferring latch(es) for variable \"lcd_en_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764937210915 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_en_reg lcd_driver.v(129) " "Inferred latch for \"lcd_en_reg\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[0\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[0\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[1\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[1\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[2\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[2\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[3\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[3\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[4\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[4\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[5\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[5\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[6\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[6\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data_reg\[7\] lcd_driver.v(129) " "Inferred latch for \"lcd_data_reg\[7\]\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rs_reg lcd_driver.v(129) " "Inferred latch for \"lcd_rs_reg\" at lcd_driver.v(129)" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764937210928 "|LCD_module|lcd_driver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lut lcd_driver:inst\|text_lut:text_lut_inst " "Elaborating entity \"text_lut\" for hierarchy \"lcd_driver:inst\|text_lut:text_lut_inst\"" {  } { { "lcd_driver.v" "text_lut_inst" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937210955 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "443 0 2047 text_lut.v(27) " "Verilog HDL warning at text_lut.v(27): number of words (443) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(1) " "Verilog HDL assignment warning at text_lut_init.txt(1): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(2) " "Verilog HDL assignment warning at text_lut_init.txt(2): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(3) " "Verilog HDL assignment warning at text_lut_init.txt(3): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(4) " "Verilog HDL assignment warning at text_lut_init.txt(4): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(5) " "Verilog HDL assignment warning at text_lut_init.txt(5): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(6) " "Verilog HDL assignment warning at text_lut_init.txt(6): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(7) " "Verilog HDL assignment warning at text_lut_init.txt(7): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(8) " "Verilog HDL assignment warning at text_lut_init.txt(8): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(9) " "Verilog HDL assignment warning at text_lut_init.txt(9): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(10) " "Verilog HDL assignment warning at text_lut_init.txt(10): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(11) " "Verilog HDL assignment warning at text_lut_init.txt(11): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(12) " "Verilog HDL assignment warning at text_lut_init.txt(12): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(13) " "Verilog HDL assignment warning at text_lut_init.txt(13): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(14) " "Verilog HDL assignment warning at text_lut_init.txt(14): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210958 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(15) " "Verilog HDL assignment warning at text_lut_init.txt(15): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(16) " "Verilog HDL assignment warning at text_lut_init.txt(16): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(17) " "Verilog HDL assignment warning at text_lut_init.txt(17): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(18) " "Verilog HDL assignment warning at text_lut_init.txt(18): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(19) " "Verilog HDL assignment warning at text_lut_init.txt(19): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(20) " "Verilog HDL assignment warning at text_lut_init.txt(20): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(21) " "Verilog HDL assignment warning at text_lut_init.txt(21): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(22) " "Verilog HDL assignment warning at text_lut_init.txt(22): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(23) " "Verilog HDL assignment warning at text_lut_init.txt(23): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(24) " "Verilog HDL assignment warning at text_lut_init.txt(24): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(25) " "Verilog HDL assignment warning at text_lut_init.txt(25): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(26) " "Verilog HDL assignment warning at text_lut_init.txt(26): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(27) " "Verilog HDL assignment warning at text_lut_init.txt(27): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(28) " "Verilog HDL assignment warning at text_lut_init.txt(28): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(29) " "Verilog HDL assignment warning at text_lut_init.txt(29): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(30) " "Verilog HDL assignment warning at text_lut_init.txt(30): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(31) " "Verilog HDL assignment warning at text_lut_init.txt(31): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(32) " "Verilog HDL assignment warning at text_lut_init.txt(32): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(33) " "Verilog HDL assignment warning at text_lut_init.txt(33): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(34) " "Verilog HDL assignment warning at text_lut_init.txt(34): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(35) " "Verilog HDL assignment warning at text_lut_init.txt(35): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(36) " "Verilog HDL assignment warning at text_lut_init.txt(36): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210959 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(37) " "Verilog HDL assignment warning at text_lut_init.txt(37): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(38) " "Verilog HDL assignment warning at text_lut_init.txt(38): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(39) " "Verilog HDL assignment warning at text_lut_init.txt(39): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(40) " "Verilog HDL assignment warning at text_lut_init.txt(40): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(41) " "Verilog HDL assignment warning at text_lut_init.txt(41): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(42) " "Verilog HDL assignment warning at text_lut_init.txt(42): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(43) " "Verilog HDL assignment warning at text_lut_init.txt(43): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(44) " "Verilog HDL assignment warning at text_lut_init.txt(44): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(45) " "Verilog HDL assignment warning at text_lut_init.txt(45): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(46) " "Verilog HDL assignment warning at text_lut_init.txt(46): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(47) " "Verilog HDL assignment warning at text_lut_init.txt(47): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(49) " "Verilog HDL assignment warning at text_lut_init.txt(49): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(50) " "Verilog HDL assignment warning at text_lut_init.txt(50): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210960 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(51) " "Verilog HDL assignment warning at text_lut_init.txt(51): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(52) " "Verilog HDL assignment warning at text_lut_init.txt(52): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(53) " "Verilog HDL assignment warning at text_lut_init.txt(53): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(54) " "Verilog HDL assignment warning at text_lut_init.txt(54): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(55) " "Verilog HDL assignment warning at text_lut_init.txt(55): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(56) " "Verilog HDL assignment warning at text_lut_init.txt(56): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(57) " "Verilog HDL assignment warning at text_lut_init.txt(57): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(58) " "Verilog HDL assignment warning at text_lut_init.txt(58): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(59) " "Verilog HDL assignment warning at text_lut_init.txt(59): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(60) " "Verilog HDL assignment warning at text_lut_init.txt(60): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(61) " "Verilog HDL assignment warning at text_lut_init.txt(61): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(62) " "Verilog HDL assignment warning at text_lut_init.txt(62): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(63) " "Verilog HDL assignment warning at text_lut_init.txt(63): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(64) " "Verilog HDL assignment warning at text_lut_init.txt(64): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(65) " "Verilog HDL assignment warning at text_lut_init.txt(65): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(66) " "Verilog HDL assignment warning at text_lut_init.txt(66): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(67) " "Verilog HDL assignment warning at text_lut_init.txt(67): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(68) " "Verilog HDL assignment warning at text_lut_init.txt(68): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(69) " "Verilog HDL assignment warning at text_lut_init.txt(69): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(70) " "Verilog HDL assignment warning at text_lut_init.txt(70): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(71) " "Verilog HDL assignment warning at text_lut_init.txt(71): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(72) " "Verilog HDL assignment warning at text_lut_init.txt(72): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210961 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(73) " "Verilog HDL assignment warning at text_lut_init.txt(73): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(74) " "Verilog HDL assignment warning at text_lut_init.txt(74): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(75) " "Verilog HDL assignment warning at text_lut_init.txt(75): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(76) " "Verilog HDL assignment warning at text_lut_init.txt(76): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(77) " "Verilog HDL assignment warning at text_lut_init.txt(77): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(78) " "Verilog HDL assignment warning at text_lut_init.txt(78): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(79) " "Verilog HDL assignment warning at text_lut_init.txt(79): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(80) " "Verilog HDL assignment warning at text_lut_init.txt(80): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(81) " "Verilog HDL assignment warning at text_lut_init.txt(81): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(82) " "Verilog HDL assignment warning at text_lut_init.txt(82): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(83) " "Verilog HDL assignment warning at text_lut_init.txt(83): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(84) " "Verilog HDL assignment warning at text_lut_init.txt(84): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(85) " "Verilog HDL assignment warning at text_lut_init.txt(85): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(86) " "Verilog HDL assignment warning at text_lut_init.txt(86): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(87) " "Verilog HDL assignment warning at text_lut_init.txt(87): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(88) " "Verilog HDL assignment warning at text_lut_init.txt(88): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(89) " "Verilog HDL assignment warning at text_lut_init.txt(89): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(90) " "Verilog HDL assignment warning at text_lut_init.txt(90): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(91) " "Verilog HDL assignment warning at text_lut_init.txt(91): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(92) " "Verilog HDL assignment warning at text_lut_init.txt(92): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(93) " "Verilog HDL assignment warning at text_lut_init.txt(93): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(94) " "Verilog HDL assignment warning at text_lut_init.txt(94): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(95) " "Verilog HDL assignment warning at text_lut_init.txt(95): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(96) " "Verilog HDL assignment warning at text_lut_init.txt(96): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(98) " "Verilog HDL assignment warning at text_lut_init.txt(98): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210962 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(99) " "Verilog HDL assignment warning at text_lut_init.txt(99): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(100) " "Verilog HDL assignment warning at text_lut_init.txt(100): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(101) " "Verilog HDL assignment warning at text_lut_init.txt(101): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(102) " "Verilog HDL assignment warning at text_lut_init.txt(102): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(103) " "Verilog HDL assignment warning at text_lut_init.txt(103): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(104) " "Verilog HDL assignment warning at text_lut_init.txt(104): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(105) " "Verilog HDL assignment warning at text_lut_init.txt(105): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(106) " "Verilog HDL assignment warning at text_lut_init.txt(106): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(107) " "Verilog HDL assignment warning at text_lut_init.txt(107): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(108) " "Verilog HDL assignment warning at text_lut_init.txt(108): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(109) " "Verilog HDL assignment warning at text_lut_init.txt(109): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(110) " "Verilog HDL assignment warning at text_lut_init.txt(110): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(111) " "Verilog HDL assignment warning at text_lut_init.txt(111): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(112) " "Verilog HDL assignment warning at text_lut_init.txt(112): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(113) " "Verilog HDL assignment warning at text_lut_init.txt(113): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(114) " "Verilog HDL assignment warning at text_lut_init.txt(114): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(115) " "Verilog HDL assignment warning at text_lut_init.txt(115): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(116) " "Verilog HDL assignment warning at text_lut_init.txt(116): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(117) " "Verilog HDL assignment warning at text_lut_init.txt(117): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(118) " "Verilog HDL assignment warning at text_lut_init.txt(118): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210963 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(119) " "Verilog HDL assignment warning at text_lut_init.txt(119): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(120) " "Verilog HDL assignment warning at text_lut_init.txt(120): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(121) " "Verilog HDL assignment warning at text_lut_init.txt(121): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(122) " "Verilog HDL assignment warning at text_lut_init.txt(122): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(123) " "Verilog HDL assignment warning at text_lut_init.txt(123): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(125) " "Verilog HDL assignment warning at text_lut_init.txt(125): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(126) " "Verilog HDL assignment warning at text_lut_init.txt(126): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(127) " "Verilog HDL assignment warning at text_lut_init.txt(127): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(128) " "Verilog HDL assignment warning at text_lut_init.txt(128): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(129) " "Verilog HDL assignment warning at text_lut_init.txt(129): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(130) " "Verilog HDL assignment warning at text_lut_init.txt(130): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(131) " "Verilog HDL assignment warning at text_lut_init.txt(131): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(132) " "Verilog HDL assignment warning at text_lut_init.txt(132): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(133) " "Verilog HDL assignment warning at text_lut_init.txt(133): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(134) " "Verilog HDL assignment warning at text_lut_init.txt(134): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(135) " "Verilog HDL assignment warning at text_lut_init.txt(135): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(136) " "Verilog HDL assignment warning at text_lut_init.txt(136): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(137) " "Verilog HDL assignment warning at text_lut_init.txt(137): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(138) " "Verilog HDL assignment warning at text_lut_init.txt(138): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(139) " "Verilog HDL assignment warning at text_lut_init.txt(139): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(140) " "Verilog HDL assignment warning at text_lut_init.txt(140): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(141) " "Verilog HDL assignment warning at text_lut_init.txt(141): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(142) " "Verilog HDL assignment warning at text_lut_init.txt(142): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210964 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(143) " "Verilog HDL assignment warning at text_lut_init.txt(143): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(144) " "Verilog HDL assignment warning at text_lut_init.txt(144): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(145) " "Verilog HDL assignment warning at text_lut_init.txt(145): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(146) " "Verilog HDL assignment warning at text_lut_init.txt(146): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(147) " "Verilog HDL assignment warning at text_lut_init.txt(147): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(148) " "Verilog HDL assignment warning at text_lut_init.txt(148): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(149) " "Verilog HDL assignment warning at text_lut_init.txt(149): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(150) " "Verilog HDL assignment warning at text_lut_init.txt(150): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(151) " "Verilog HDL assignment warning at text_lut_init.txt(151): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(152) " "Verilog HDL assignment warning at text_lut_init.txt(152): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(153) " "Verilog HDL assignment warning at text_lut_init.txt(153): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(155) " "Verilog HDL assignment warning at text_lut_init.txt(155): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(156) " "Verilog HDL assignment warning at text_lut_init.txt(156): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(157) " "Verilog HDL assignment warning at text_lut_init.txt(157): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(158) " "Verilog HDL assignment warning at text_lut_init.txt(158): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(159) " "Verilog HDL assignment warning at text_lut_init.txt(159): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(160) " "Verilog HDL assignment warning at text_lut_init.txt(160): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(161) " "Verilog HDL assignment warning at text_lut_init.txt(161): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(162) " "Verilog HDL assignment warning at text_lut_init.txt(162): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(163) " "Verilog HDL assignment warning at text_lut_init.txt(163): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(164) " "Verilog HDL assignment warning at text_lut_init.txt(164): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(165) " "Verilog HDL assignment warning at text_lut_init.txt(165): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(166) " "Verilog HDL assignment warning at text_lut_init.txt(166): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210965 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(167) " "Verilog HDL assignment warning at text_lut_init.txt(167): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(168) " "Verilog HDL assignment warning at text_lut_init.txt(168): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(169) " "Verilog HDL assignment warning at text_lut_init.txt(169): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(170) " "Verilog HDL assignment warning at text_lut_init.txt(170): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(171) " "Verilog HDL assignment warning at text_lut_init.txt(171): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(172) " "Verilog HDL assignment warning at text_lut_init.txt(172): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(173) " "Verilog HDL assignment warning at text_lut_init.txt(173): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(174) " "Verilog HDL assignment warning at text_lut_init.txt(174): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(175) " "Verilog HDL assignment warning at text_lut_init.txt(175): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(176) " "Verilog HDL assignment warning at text_lut_init.txt(176): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(177) " "Verilog HDL assignment warning at text_lut_init.txt(177): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(178) " "Verilog HDL assignment warning at text_lut_init.txt(178): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(179) " "Verilog HDL assignment warning at text_lut_init.txt(179): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(180) " "Verilog HDL assignment warning at text_lut_init.txt(180): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(181) " "Verilog HDL assignment warning at text_lut_init.txt(181): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(182) " "Verilog HDL assignment warning at text_lut_init.txt(182): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(184) " "Verilog HDL assignment warning at text_lut_init.txt(184): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(185) " "Verilog HDL assignment warning at text_lut_init.txt(185): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(186) " "Verilog HDL assignment warning at text_lut_init.txt(186): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(187) " "Verilog HDL assignment warning at text_lut_init.txt(187): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(188) " "Verilog HDL assignment warning at text_lut_init.txt(188): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(189) " "Verilog HDL assignment warning at text_lut_init.txt(189): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210966 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(190) " "Verilog HDL assignment warning at text_lut_init.txt(190): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(191) " "Verilog HDL assignment warning at text_lut_init.txt(191): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(192) " "Verilog HDL assignment warning at text_lut_init.txt(192): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(193) " "Verilog HDL assignment warning at text_lut_init.txt(193): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(194) " "Verilog HDL assignment warning at text_lut_init.txt(194): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(195) " "Verilog HDL assignment warning at text_lut_init.txt(195): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(196) " "Verilog HDL assignment warning at text_lut_init.txt(196): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(197) " "Verilog HDL assignment warning at text_lut_init.txt(197): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(198) " "Verilog HDL assignment warning at text_lut_init.txt(198): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(199) " "Verilog HDL assignment warning at text_lut_init.txt(199): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(200) " "Verilog HDL assignment warning at text_lut_init.txt(200): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(201) " "Verilog HDL assignment warning at text_lut_init.txt(201): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(202) " "Verilog HDL assignment warning at text_lut_init.txt(202): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(203) " "Verilog HDL assignment warning at text_lut_init.txt(203): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(204) " "Verilog HDL assignment warning at text_lut_init.txt(204): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(205) " "Verilog HDL assignment warning at text_lut_init.txt(205): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(206) " "Verilog HDL assignment warning at text_lut_init.txt(206): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(207) " "Verilog HDL assignment warning at text_lut_init.txt(207): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(208) " "Verilog HDL assignment warning at text_lut_init.txt(208): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(209) " "Verilog HDL assignment warning at text_lut_init.txt(209): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(210) " "Verilog HDL assignment warning at text_lut_init.txt(210): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(211) " "Verilog HDL assignment warning at text_lut_init.txt(211): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(212) " "Verilog HDL assignment warning at text_lut_init.txt(212): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210967 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(213) " "Verilog HDL assignment warning at text_lut_init.txt(213): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(214) " "Verilog HDL assignment warning at text_lut_init.txt(214): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(215) " "Verilog HDL assignment warning at text_lut_init.txt(215): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(217) " "Verilog HDL assignment warning at text_lut_init.txt(217): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(218) " "Verilog HDL assignment warning at text_lut_init.txt(218): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(219) " "Verilog HDL assignment warning at text_lut_init.txt(219): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(220) " "Verilog HDL assignment warning at text_lut_init.txt(220): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(221) " "Verilog HDL assignment warning at text_lut_init.txt(221): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(222) " "Verilog HDL assignment warning at text_lut_init.txt(222): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(223) " "Verilog HDL assignment warning at text_lut_init.txt(223): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(224) " "Verilog HDL assignment warning at text_lut_init.txt(224): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(225) " "Verilog HDL assignment warning at text_lut_init.txt(225): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(226) " "Verilog HDL assignment warning at text_lut_init.txt(226): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(227) " "Verilog HDL assignment warning at text_lut_init.txt(227): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(228) " "Verilog HDL assignment warning at text_lut_init.txt(228): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(229) " "Verilog HDL assignment warning at text_lut_init.txt(229): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(230) " "Verilog HDL assignment warning at text_lut_init.txt(230): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(231) " "Verilog HDL assignment warning at text_lut_init.txt(231): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(232) " "Verilog HDL assignment warning at text_lut_init.txt(232): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(233) " "Verilog HDL assignment warning at text_lut_init.txt(233): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(234) " "Verilog HDL assignment warning at text_lut_init.txt(234): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(235) " "Verilog HDL assignment warning at text_lut_init.txt(235): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(236) " "Verilog HDL assignment warning at text_lut_init.txt(236): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(237) " "Verilog HDL assignment warning at text_lut_init.txt(237): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210968 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(238) " "Verilog HDL assignment warning at text_lut_init.txt(238): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(239) " "Verilog HDL assignment warning at text_lut_init.txt(239): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(240) " "Verilog HDL assignment warning at text_lut_init.txt(240): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(241) " "Verilog HDL assignment warning at text_lut_init.txt(241): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(242) " "Verilog HDL assignment warning at text_lut_init.txt(242): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(243) " "Verilog HDL assignment warning at text_lut_init.txt(243): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(244) " "Verilog HDL assignment warning at text_lut_init.txt(244): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(245) " "Verilog HDL assignment warning at text_lut_init.txt(245): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(246) " "Verilog HDL assignment warning at text_lut_init.txt(246): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(247) " "Verilog HDL assignment warning at text_lut_init.txt(247): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(248) " "Verilog HDL assignment warning at text_lut_init.txt(248): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(250) " "Verilog HDL assignment warning at text_lut_init.txt(250): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(251) " "Verilog HDL assignment warning at text_lut_init.txt(251): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(252) " "Verilog HDL assignment warning at text_lut_init.txt(252): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(253) " "Verilog HDL assignment warning at text_lut_init.txt(253): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(254) " "Verilog HDL assignment warning at text_lut_init.txt(254): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(255) " "Verilog HDL assignment warning at text_lut_init.txt(255): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(256) " "Verilog HDL assignment warning at text_lut_init.txt(256): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(257) " "Verilog HDL assignment warning at text_lut_init.txt(257): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(258) " "Verilog HDL assignment warning at text_lut_init.txt(258): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(259) " "Verilog HDL assignment warning at text_lut_init.txt(259): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(260) " "Verilog HDL assignment warning at text_lut_init.txt(260): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(261) " "Verilog HDL assignment warning at text_lut_init.txt(261): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(262) " "Verilog HDL assignment warning at text_lut_init.txt(262): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210969 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(263) " "Verilog HDL assignment warning at text_lut_init.txt(263): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(264) " "Verilog HDL assignment warning at text_lut_init.txt(264): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(265) " "Verilog HDL assignment warning at text_lut_init.txt(265): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(266) " "Verilog HDL assignment warning at text_lut_init.txt(266): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(267) " "Verilog HDL assignment warning at text_lut_init.txt(267): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(268) " "Verilog HDL assignment warning at text_lut_init.txt(268): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(269) " "Verilog HDL assignment warning at text_lut_init.txt(269): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(270) " "Verilog HDL assignment warning at text_lut_init.txt(270): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(271) " "Verilog HDL assignment warning at text_lut_init.txt(271): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(272) " "Verilog HDL assignment warning at text_lut_init.txt(272): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(273) " "Verilog HDL assignment warning at text_lut_init.txt(273): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(274) " "Verilog HDL assignment warning at text_lut_init.txt(274): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(275) " "Verilog HDL assignment warning at text_lut_init.txt(275): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(276) " "Verilog HDL assignment warning at text_lut_init.txt(276): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(277) " "Verilog HDL assignment warning at text_lut_init.txt(277): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(278) " "Verilog HDL assignment warning at text_lut_init.txt(278): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(279) " "Verilog HDL assignment warning at text_lut_init.txt(279): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(280) " "Verilog HDL assignment warning at text_lut_init.txt(280): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(281) " "Verilog HDL assignment warning at text_lut_init.txt(281): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(283) " "Verilog HDL assignment warning at text_lut_init.txt(283): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(284) " "Verilog HDL assignment warning at text_lut_init.txt(284): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(285) " "Verilog HDL assignment warning at text_lut_init.txt(285): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(286) " "Verilog HDL assignment warning at text_lut_init.txt(286): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(287) " "Verilog HDL assignment warning at text_lut_init.txt(287): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210970 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(288) " "Verilog HDL assignment warning at text_lut_init.txt(288): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(289) " "Verilog HDL assignment warning at text_lut_init.txt(289): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(290) " "Verilog HDL assignment warning at text_lut_init.txt(290): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(291) " "Verilog HDL assignment warning at text_lut_init.txt(291): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(292) " "Verilog HDL assignment warning at text_lut_init.txt(292): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(293) " "Verilog HDL assignment warning at text_lut_init.txt(293): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(294) " "Verilog HDL assignment warning at text_lut_init.txt(294): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(295) " "Verilog HDL assignment warning at text_lut_init.txt(295): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(296) " "Verilog HDL assignment warning at text_lut_init.txt(296): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(297) " "Verilog HDL assignment warning at text_lut_init.txt(297): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(298) " "Verilog HDL assignment warning at text_lut_init.txt(298): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(299) " "Verilog HDL assignment warning at text_lut_init.txt(299): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(300) " "Verilog HDL assignment warning at text_lut_init.txt(300): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(301) " "Verilog HDL assignment warning at text_lut_init.txt(301): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(302) " "Verilog HDL assignment warning at text_lut_init.txt(302): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(303) " "Verilog HDL assignment warning at text_lut_init.txt(303): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(304) " "Verilog HDL assignment warning at text_lut_init.txt(304): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(305) " "Verilog HDL assignment warning at text_lut_init.txt(305): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(306) " "Verilog HDL assignment warning at text_lut_init.txt(306): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(307) " "Verilog HDL assignment warning at text_lut_init.txt(307): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(308) " "Verilog HDL assignment warning at text_lut_init.txt(308): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(310) " "Verilog HDL assignment warning at text_lut_init.txt(310): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(311) " "Verilog HDL assignment warning at text_lut_init.txt(311): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210971 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(312) " "Verilog HDL assignment warning at text_lut_init.txt(312): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(313) " "Verilog HDL assignment warning at text_lut_init.txt(313): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(314) " "Verilog HDL assignment warning at text_lut_init.txt(314): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(315) " "Verilog HDL assignment warning at text_lut_init.txt(315): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(316) " "Verilog HDL assignment warning at text_lut_init.txt(316): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(317) " "Verilog HDL assignment warning at text_lut_init.txt(317): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(318) " "Verilog HDL assignment warning at text_lut_init.txt(318): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(319) " "Verilog HDL assignment warning at text_lut_init.txt(319): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(320) " "Verilog HDL assignment warning at text_lut_init.txt(320): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(321) " "Verilog HDL assignment warning at text_lut_init.txt(321): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(322) " "Verilog HDL assignment warning at text_lut_init.txt(322): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(323) " "Verilog HDL assignment warning at text_lut_init.txt(323): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(324) " "Verilog HDL assignment warning at text_lut_init.txt(324): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(325) " "Verilog HDL assignment warning at text_lut_init.txt(325): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(326) " "Verilog HDL assignment warning at text_lut_init.txt(326): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(327) " "Verilog HDL assignment warning at text_lut_init.txt(327): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(328) " "Verilog HDL assignment warning at text_lut_init.txt(328): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(329) " "Verilog HDL assignment warning at text_lut_init.txt(329): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(330) " "Verilog HDL assignment warning at text_lut_init.txt(330): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(331) " "Verilog HDL assignment warning at text_lut_init.txt(331): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(332) " "Verilog HDL assignment warning at text_lut_init.txt(332): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(333) " "Verilog HDL assignment warning at text_lut_init.txt(333): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(334) " "Verilog HDL assignment warning at text_lut_init.txt(334): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210972 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(335) " "Verilog HDL assignment warning at text_lut_init.txt(335): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(337) " "Verilog HDL assignment warning at text_lut_init.txt(337): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(338) " "Verilog HDL assignment warning at text_lut_init.txt(338): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(339) " "Verilog HDL assignment warning at text_lut_init.txt(339): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(340) " "Verilog HDL assignment warning at text_lut_init.txt(340): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(341) " "Verilog HDL assignment warning at text_lut_init.txt(341): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(342) " "Verilog HDL assignment warning at text_lut_init.txt(342): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(343) " "Verilog HDL assignment warning at text_lut_init.txt(343): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(344) " "Verilog HDL assignment warning at text_lut_init.txt(344): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(345) " "Verilog HDL assignment warning at text_lut_init.txt(345): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(346) " "Verilog HDL assignment warning at text_lut_init.txt(346): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(347) " "Verilog HDL assignment warning at text_lut_init.txt(347): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(348) " "Verilog HDL assignment warning at text_lut_init.txt(348): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(349) " "Verilog HDL assignment warning at text_lut_init.txt(349): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(350) " "Verilog HDL assignment warning at text_lut_init.txt(350): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(351) " "Verilog HDL assignment warning at text_lut_init.txt(351): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(352) " "Verilog HDL assignment warning at text_lut_init.txt(352): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(353) " "Verilog HDL assignment warning at text_lut_init.txt(353): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(354) " "Verilog HDL assignment warning at text_lut_init.txt(354): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(355) " "Verilog HDL assignment warning at text_lut_init.txt(355): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(356) " "Verilog HDL assignment warning at text_lut_init.txt(356): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(357) " "Verilog HDL assignment warning at text_lut_init.txt(357): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(358) " "Verilog HDL assignment warning at text_lut_init.txt(358): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210973 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(359) " "Verilog HDL assignment warning at text_lut_init.txt(359): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(360) " "Verilog HDL assignment warning at text_lut_init.txt(360): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(361) " "Verilog HDL assignment warning at text_lut_init.txt(361): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(362) " "Verilog HDL assignment warning at text_lut_init.txt(362): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(363) " "Verilog HDL assignment warning at text_lut_init.txt(363): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(364) " "Verilog HDL assignment warning at text_lut_init.txt(364): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(365) " "Verilog HDL assignment warning at text_lut_init.txt(365): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(366) " "Verilog HDL assignment warning at text_lut_init.txt(366): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(368) " "Verilog HDL assignment warning at text_lut_init.txt(368): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(369) " "Verilog HDL assignment warning at text_lut_init.txt(369): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(370) " "Verilog HDL assignment warning at text_lut_init.txt(370): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(371) " "Verilog HDL assignment warning at text_lut_init.txt(371): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(372) " "Verilog HDL assignment warning at text_lut_init.txt(372): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(373) " "Verilog HDL assignment warning at text_lut_init.txt(373): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(374) " "Verilog HDL assignment warning at text_lut_init.txt(374): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(375) " "Verilog HDL assignment warning at text_lut_init.txt(375): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(376) " "Verilog HDL assignment warning at text_lut_init.txt(376): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(377) " "Verilog HDL assignment warning at text_lut_init.txt(377): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(378) " "Verilog HDL assignment warning at text_lut_init.txt(378): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(379) " "Verilog HDL assignment warning at text_lut_init.txt(379): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(380) " "Verilog HDL assignment warning at text_lut_init.txt(380): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(381) " "Verilog HDL assignment warning at text_lut_init.txt(381): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210974 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(382) " "Verilog HDL assignment warning at text_lut_init.txt(382): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(383) " "Verilog HDL assignment warning at text_lut_init.txt(383): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(384) " "Verilog HDL assignment warning at text_lut_init.txt(384): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(385) " "Verilog HDL assignment warning at text_lut_init.txt(385): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(386) " "Verilog HDL assignment warning at text_lut_init.txt(386): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(387) " "Verilog HDL assignment warning at text_lut_init.txt(387): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(388) " "Verilog HDL assignment warning at text_lut_init.txt(388): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(389) " "Verilog HDL assignment warning at text_lut_init.txt(389): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(390) " "Verilog HDL assignment warning at text_lut_init.txt(390): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(391) " "Verilog HDL assignment warning at text_lut_init.txt(391): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(392) " "Verilog HDL assignment warning at text_lut_init.txt(392): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(393) " "Verilog HDL assignment warning at text_lut_init.txt(393): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(394) " "Verilog HDL assignment warning at text_lut_init.txt(394): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(395) " "Verilog HDL assignment warning at text_lut_init.txt(395): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(396) " "Verilog HDL assignment warning at text_lut_init.txt(396): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(397) " "Verilog HDL assignment warning at text_lut_init.txt(397): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(398) " "Verilog HDL assignment warning at text_lut_init.txt(398): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(399) " "Verilog HDL assignment warning at text_lut_init.txt(399): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(400) " "Verilog HDL assignment warning at text_lut_init.txt(400): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(401) " "Verilog HDL assignment warning at text_lut_init.txt(401): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(402) " "Verilog HDL assignment warning at text_lut_init.txt(402): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(403) " "Verilog HDL assignment warning at text_lut_init.txt(403): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210975 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(404) " "Verilog HDL assignment warning at text_lut_init.txt(404): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210976 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(405) " "Verilog HDL assignment warning at text_lut_init.txt(405): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210976 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(406) " "Verilog HDL assignment warning at text_lut_init.txt(406): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210976 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(407) " "Verilog HDL assignment warning at text_lut_init.txt(407): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210976 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(408) " "Verilog HDL assignment warning at text_lut_init.txt(408): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(409) " "Verilog HDL assignment warning at text_lut_init.txt(409): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(410) " "Verilog HDL assignment warning at text_lut_init.txt(410): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(411) " "Verilog HDL assignment warning at text_lut_init.txt(411): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(412) " "Verilog HDL assignment warning at text_lut_init.txt(412): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(413) " "Verilog HDL assignment warning at text_lut_init.txt(413): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(414) " "Verilog HDL assignment warning at text_lut_init.txt(414): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(416) " "Verilog HDL assignment warning at text_lut_init.txt(416): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(417) " "Verilog HDL assignment warning at text_lut_init.txt(417): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(418) " "Verilog HDL assignment warning at text_lut_init.txt(418): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(419) " "Verilog HDL assignment warning at text_lut_init.txt(419): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(420) " "Verilog HDL assignment warning at text_lut_init.txt(420): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(421) " "Verilog HDL assignment warning at text_lut_init.txt(421): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(422) " "Verilog HDL assignment warning at text_lut_init.txt(422): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(423) " "Verilog HDL assignment warning at text_lut_init.txt(423): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(424) " "Verilog HDL assignment warning at text_lut_init.txt(424): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(425) " "Verilog HDL assignment warning at text_lut_init.txt(425): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(426) " "Verilog HDL assignment warning at text_lut_init.txt(426): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(427) " "Verilog HDL assignment warning at text_lut_init.txt(427): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(428) " "Verilog HDL assignment warning at text_lut_init.txt(428): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(429) " "Verilog HDL assignment warning at text_lut_init.txt(429): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(430) " "Verilog HDL assignment warning at text_lut_init.txt(430): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(431) " "Verilog HDL assignment warning at text_lut_init.txt(431): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(432) " "Verilog HDL assignment warning at text_lut_init.txt(432): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(433) " "Verilog HDL assignment warning at text_lut_init.txt(433): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(434) " "Verilog HDL assignment warning at text_lut_init.txt(434): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(435) " "Verilog HDL assignment warning at text_lut_init.txt(435): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(436) " "Verilog HDL assignment warning at text_lut_init.txt(436): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(437) " "Verilog HDL assignment warning at text_lut_init.txt(437): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(438) " "Verilog HDL assignment warning at text_lut_init.txt(438): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(439) " "Verilog HDL assignment warning at text_lut_init.txt(439): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(440) " "Verilog HDL assignment warning at text_lut_init.txt(440): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(441) " "Verilog HDL assignment warning at text_lut_init.txt(441): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210977 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(442) " "Verilog HDL assignment warning at text_lut_init.txt(442): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(443) " "Verilog HDL assignment warning at text_lut_init.txt(443): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(444) " "Verilog HDL assignment warning at text_lut_init.txt(444): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(445) " "Verilog HDL assignment warning at text_lut_init.txt(445): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(446) " "Verilog HDL assignment warning at text_lut_init.txt(446): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(447) " "Verilog HDL assignment warning at text_lut_init.txt(447): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(448) " "Verilog HDL assignment warning at text_lut_init.txt(448): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(449) " "Verilog HDL assignment warning at text_lut_init.txt(449): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(450) " "Verilog HDL assignment warning at text_lut_init.txt(450): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(451) " "Verilog HDL assignment warning at text_lut_init.txt(451): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(452) " "Verilog HDL assignment warning at text_lut_init.txt(452): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(453) " "Verilog HDL assignment warning at text_lut_init.txt(453): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(454) " "Verilog HDL assignment warning at text_lut_init.txt(454): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(455) " "Verilog HDL assignment warning at text_lut_init.txt(455): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut_init.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764937210979 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 text_lut.v(15) " "Net \"rom.data_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764937210999 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 text_lut.v(15) " "Net \"rom.waddr_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764937210999 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 text_lut.v(15) " "Net \"rom.we_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764937210999 "|LCD_module|lcd_driver:inst|text_lut:text_lut_inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcd_driver:inst\|text_lut:text_lut_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcd_driver:inst\|text_lut:text_lut_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif " "Parameter INIT_FILE set to db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764937211250 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1764937211250 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764937211250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_driver:inst\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"lcd_driver:inst\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764937211310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_driver:inst\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"lcd_driver:inst\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764937211311 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764937211311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_id71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_id71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_id71 " "Found entity 1: altsyncram_id71" {  } { { "db/altsyncram_id71.tdf" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/db/altsyncram_id71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764937211356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764937211356 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1764937211367 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/db/LCD_module.ram0_text_lut_af7c7a3e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1764937211369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_en_reg " "Latch lcd_driver:inst\|lcd_en_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211528 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_rs_reg " "Latch lcd_driver:inst\|lcd_rs_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211528 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[7\] " "Latch lcd_driver:inst\|lcd_data_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211528 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[6\] " "Latch lcd_driver:inst\|lcd_data_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211528 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[5\] " "Latch lcd_driver:inst\|lcd_data_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[4\] " "Latch lcd_driver:inst\|lcd_data_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[3\] " "Latch lcd_driver:inst\|lcd_data_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[2\] " "Latch lcd_driver:inst\|lcd_data_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[1\] " "Latch lcd_driver:inst\|lcd_data_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_driver:inst\|lcd_data_reg\[0\] " "Latch lcd_driver:inst\|lcd_data_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Ports D and ENA on the latch are fed by the same signal lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764937211529 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764937211529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "LCD_module.bdf" "" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { { 224 984 1160 240 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764937211641 "|LCD_module|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "LCD_module.bdf" "" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { { 272 984 1160 288 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764937211641 "|LCD_module|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "LCD_module.bdf" "" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { { 288 984 1160 304 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764937211641 "|LCD_module|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764937211641 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764937211824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764937212288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764937212288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "427 " "Implemented 427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764937212724 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764937212724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764937212724 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764937212724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764937212724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 477 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 477 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764937212787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 13:20:12 2025 " "Processing ended: Fri Dec 05 13:20:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764937212787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764937212787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764937212787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764937212787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764937213640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764937213640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 13:20:13 2025 " "Processing started: Fri Dec 05 13:20:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764937213640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764937213640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764937213640 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764937213686 ""}
{ "Info" "0" "" "Project  = LCD_module" {  } {  } 0 0 "Project  = LCD_module" 0 0 "Fitter" 0 0 1764937213687 ""}
{ "Info" "0" "" "Revision = LCD_module" {  } {  } 0 0 "Revision = LCD_module" 0 0 "Fitter" 0 0 1764937213687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764937213727 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_module EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LCD_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764937213733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764937213751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764937213751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764937213791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764937213799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764937214113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764937214113 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764937214113 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764937214114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764937214114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764937214114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764937214114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764937214115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1764937214250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_module.sdc " "Synopsys Design Constraints File file not found: 'LCD_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764937214251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764937214251 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|always0~1  from: datac  to: combout " "Cell: inst\|always0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1764937214253 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1764937214253 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764937214255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:inst\|page_index\[2\] " "Destination node lcd_driver:inst\|page_index\[2\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 215 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|page_index[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:inst\|page_index\[3\] " "Destination node lcd_driver:inst\|page_index\[3\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 215 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|page_index[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:inst\|page_index\[4\] " "Destination node lcd_driver:inst\|page_index\[4\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 215 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|page_index[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:inst\|state.WAIT_BUTTON_SHORT " "Destination node lcd_driver:inst\|state.WAIT_BUTTON_SHORT" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|state.WAIT_BUTTON_SHORT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:inst\|state.WAIT_BUTTON_RELEASE " "Destination node lcd_driver:inst\|state.WAIT_BUTTON_RELEASE" {  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 82 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|state.WAIT_BUTTON_RELEASE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764937214267 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1764937214267 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "LCD_module.bdf" "" { Schematic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/LCD_module.bdf" { { 208 304 472 224 "CLOCK_50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764937214267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_driver:inst\|lcd_data_reg\[7\]~10  " "Automatically promoted node lcd_driver:inst\|lcd_data_reg\[7\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764937214268 ""}  } { { "lcd_driver.v" "" { Text "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/lcd_driver.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_driver:inst|lcd_data_reg[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764937214268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764937214324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764937214325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764937214325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764937214325 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764937214369 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1764937214369 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1764937214369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764937214369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764937214369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764937214369 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764937214370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764937214373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O " "Packed 1 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1764937214373 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1764937214373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764937214373 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1764937214388 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1764937214388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764937214399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764937215306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764937215415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764937215421 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764937216085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764937216085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764937216141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764937216752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764937216752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764937217007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764937217008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764937217008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764937217017 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764937217019 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764937217025 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1764937217025 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764937217125 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764937217143 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764937217244 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764937217423 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764937217428 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764937217477 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1764937217478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/output_files/LCD_module.fit.smsg " "Generated suppressed messages file C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/output_files/LCD_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764937217582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 381 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764937217707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 13:20:17 2025 " "Processing ended: Fri Dec 05 13:20:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764937217707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764937217707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764937217707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764937217707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764937218480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764937218480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 13:20:18 2025 " "Processing started: Fri Dec 05 13:20:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764937218480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764937218480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764937218480 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764937219251 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764937219284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764937219610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 13:20:19 2025 " "Processing ended: Fri Dec 05 13:20:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764937219610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764937219610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764937219610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764937219610 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764937220229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764937220490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 13:20:20 2025 " "Processing started: Fri Dec 05 13:20:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764937220490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764937220490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_module -c LCD_module " "Command: quartus_sta LCD_module -c LCD_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764937220491 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1764937220543 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764937220630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764937220651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764937220651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1764937220705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_module.sdc " "Synopsys Design Constraints File file not found: 'LCD_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1764937220719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1764937220719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220720 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_driver:inst\|page_index\[1\] lcd_driver:inst\|page_index\[1\] " "create_clock -period 1.000 -name lcd_driver:inst\|page_index\[1\] lcd_driver:inst\|page_index\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220720 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220720 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|always0~1  from: dataa  to: combout " "Cell: inst\|always0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220722 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1764937220722 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1764937220723 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1764937220730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764937220736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.945 " "Worst-case setup slack is -5.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.945      -572.101 CLOCK_50  " "   -5.945      -572.101 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820       -15.314 lcd_driver:inst\|page_index\[1\]  " "   -1.820       -15.314 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.225 " "Worst-case hold slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225       -16.637 CLOCK_50  " "   -2.225       -16.637 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508       -10.591 lcd_driver:inst\|page_index\[1\]  " "   -1.508       -10.591 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764937220744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764937220746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -301.910 CLOCK_50  " "   -1.423      -301.910 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lcd_driver:inst\|page_index\[1\]  " "    0.500         0.000 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220748 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764937220790 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1764937220792 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|always0~1  from: dataa  to: combout " "Cell: inst\|always0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220804 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1764937220804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764937220805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.890 " "Worst-case setup slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890      -161.830 CLOCK_50  " "   -1.890      -161.830 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014        -8.616 lcd_driver:inst\|page_index\[1\]  " "   -1.014        -8.616 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.501 " "Worst-case hold slack is -1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501       -28.459 CLOCK_50  " "   -1.501       -28.459 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502        -3.008 lcd_driver:inst\|page_index\[1\]  " "   -0.502        -3.008 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764937220814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764937220817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -301.910 CLOCK_50  " "   -1.423      -301.910 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lcd_driver:inst\|page_index\[1\]  " "    0.500         0.000 lcd_driver:inst\|page_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764937220820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764937220820 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764937220868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764937220886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764937220886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764937220972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 13:20:20 2025 " "Processing ended: Fri Dec 05 13:20:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764937220972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764937220972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764937220972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764937220972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764937221786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764937221787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 13:20:21 2025 " "Processing started: Fri Dec 05 13:20:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764937221787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764937221787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD_module -c LCD_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764937221787 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "LCD_module.vho\", \"LCD_module_fast.vho LCD_module_vhd.sdo LCD_module_vhd_fast.sdo C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/simulation/modelsim/ simulation " "Generated files \"LCD_module.vho\", \"LCD_module_fast.vho\", \"LCD_module_vhd.sdo\" and \"LCD_module_vhd_fast.sdo\" in directory \"C:/Users/tommy/Documents/Quartus_projects/Function generator/LCD_module_v7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1764937222072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764937222107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 13:20:22 2025 " "Processing ended: Fri Dec 05 13:20:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764937222107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764937222107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764937222107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764937222107 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 863 s " "Quartus II Full Compilation was successful. 0 errors, 863 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764937222699 ""}
