m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kaveen/cs552/HW3/hw3-work/hw3_2
valu
!s110 1729807549
!i10b 1
!s100 2RobN1>AL0=Sld:W_Y8GI2
I4iYP0DIjo2?@kKf9TYM2o0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog
w1729807545
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v
L0 6
Z2 OP;L;10.7c;67
r1
!s85 0
31
!s108 1729807548.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vcla_16b
Z5 !s110 1729806254
!i10b 1
!s100 _9kZOkAITU^eL^RHSN8je3
I;=6aGRnRSo_ZIX=>HQC5n2
R0
R1
Z6 w1729806075
Z7 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v
Z8 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v
L0 7
R2
r1
!s85 0
31
Z9 !s108 1729806254.000000
Z10 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v|
!i113 1
R3
R4
vcla_4b
R5
!i10b 1
!s100 ;HXH@U]1X<W2O][oi8Db82
I<Qj[^V?DPzn6UmO_VmWe?1
R0
R1
R6
R7
R8
Z12 L0 33
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
vclkrst
!s110 1729747351
!i10b 1
!s100 17R8;?7`BJD8F]2OJne>o0
I_W8o5MlUlL<a^bB[;Vkjc2
R0
R1
w1646504881
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
L0 13
R2
r1
!s85 0
31
!s108 1729747351.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!i113 1
R3
R4
vdecode
!s110 1729799115
!i10b 1
!s100 ^a5l?KzVOVa<ifkQcJ2;V1
IElU`C<;RS:ZzBF7Z>hnne2
R0
R1
w1729746518
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
L0 8
R2
r1
!s85 0
31
!s108 1729799115.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!i113 1
R3
R4
vdecoder3_8
Z13 !s110 1729747353
!i10b 1
!s100 =Q2TYZK9Ya8nGB>99n]C_2
I1WEIQ3?ZB<ZY2O@05QCnE0
R0
R1
w1727198088
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
L0 1
R2
r1
!s85 0
31
Z14 !s108 1729747353.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!i113 1
R3
R4
vdemux1_2
Z15 !s110 1729801553
!i10b 1
!s100 _YbKFOWSX>m[VZ`CLMW[f3
I^zY_@1azP<XFhzZNn>[N30
R0
R1
w1726782538
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v
L0 1
R2
r1
!s85 0
31
Z16 !s108 1729801553.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v|
!i113 1
R3
R4
vdff
Z17 !s110 1729747352
!i10b 1
!s100 F^G8EIaUgKJ6DQB2zBzd^2
I@aBH4eO5>El8UjDa@mhCc0
R0
R1
w1646504840
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
L0 6
R2
r1
!s85 0
31
Z18 !s108 1729747352.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!i113 1
R3
R4
vecmux4_1
Z19 !s110 1729747356
!i10b 1
!s100 87VWB>?RYPg6m]mWf9z1E2
IFzoCi>;[DOzTELeO>E^oa3
R0
R1
w1729746142
Z20 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
Z21 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
L0 1
R2
r1
!s85 0
31
!s108 1729747356.000000
Z22 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
Z23 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
!i113 1
R3
R4
vexecute
R17
!i10b 1
!s100 KTnT;j7?LSS`VG<G[aP`i0
InReQR8jMD:YQSmVbicT_F0
R0
R1
w1729745899
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
L0 8
R2
r1
!s85 0
31
R18
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!i113 1
R3
R4
vexmux4_1
!s110 1729742534
!i10b 1
!s100 <ll19>^F9n@P08Q9OYm@33
Ig>L<OD@>JeLoVjUPJooWL1
R0
R1
w1729742531
R20
R21
L0 1
R2
r1
!s85 0
31
!s108 1729742534.000000
R22
R23
!i113 1
R3
R4
vfetch
R17
!i10b 1
!s100 `N:zHEQaA>O19CiWb``zG3
I13n[54>B75KI7Mk>flZ>N2
R0
R1
w1729654196
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
L0 8
R2
r1
!s85 0
31
R18
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!i113 1
R3
R4
vfulladder1
Z24 !s110 1729806251
!i10b 1
!s100 YHaa=1kS9:8>Ao]hQ<Q;^1
IY1Ceg6Cg5]koJdLgF]RoO0
R0
R1
Z25 w1729805987
Z26 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
Z27 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
R12
R2
r1
!s85 0
31
Z28 !s108 1729806251.000000
Z29 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
Z30 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
!i113 1
R3
R4
vfulladder16
R24
!i10b 1
!s100 0;3TgVNi^J^PL63ag3XUM0
I@WeXlTQj>a^jcT@NKJMQW0
R0
R1
R25
R26
R27
L0 1
R2
r1
!s85 0
31
R28
R29
R30
!i113 1
R3
R4
vfulladder4
R24
!i10b 1
!s100 A8]b1O12RA5_?OK7kooGn3
I=<D9IDZgm2T_URIRc^C4?2
R0
R1
R25
R26
R27
L0 17
R2
r1
!s85 0
31
R28
R29
R30
!i113 1
R3
R4
vfullAdder_1b
R5
!i10b 1
!s100 1NDI3KXI<eSQI31O@nW]@3
IC3?>]`EC<hlFh:zkFGKN70
R0
R1
R6
R7
R8
L0 72
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
nfull@adder_1b
vinstr_decoder
Z31 !s110 1729747355
!i10b 1
!s100 X?EfkIj_cfj;k<_DoJ^LF2
I8PH>Y_SQ6=7EemOgA_X9L3
R0
R1
w1729742543
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
L0 8
R2
r1
!s85 0
31
Z32 !s108 1729747355.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!i113 1
R3
R4
vinverter16
!s110 1729799037
!i10b 1
!s100 EoQF>XR=h=<8gAWnX34O23
IKlRX4]^M^TPFIS:Deb7]h0
R0
R1
w1726706939
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v
L0 2
R2
r1
!s85 0
31
Z33 !s108 1729799037.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v|
!i113 1
R3
R4
vmemory
R17
!i10b 1
!s100 0eXS7cS9U9UNA@:UaN6J=0
IDV:XX?SA49KIa?K2FlG0A2
R0
R1
w1729661040
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
L0 9
R2
r1
!s85 0
31
R18
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!i113 1
R3
R4
vmemory2c
R13
!i10b 1
!s100 1ITXY4ZWd3SeI8Nl4zmz13
I14K6X7;_GGfVh_SU@15Gg3
R0
R1
w1646511252
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
L0 35
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!i113 1
R3
R4
vmux2_1
R13
!i10b 1
!s100 Oj_KDEmLzPjY0URFU9i990
I0?S@7Dh7YH5lL8=bGZD5l1
R0
R1
w1726786923
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
L0 1
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!i113 1
R3
R4
vmux4_1
Z34 !s110 1729747354
!i10b 1
!s100 ZLnPj1bJ3YIl0S]8]iSV_0
I=e=PNWR48AK1F>T@bBTbn0
R0
R1
w1729661532
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
L0 1
R2
r1
!s85 0
31
Z35 !s108 1729747354.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!i113 1
R3
R4
vmux8_1
R13
!i10b 1
!s100 Va>km@?RmS=`SN;>GlQ1^0
I@3Hm3WM=d;D>J`GX8Uc@U2
R0
R1
w1727199663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
L0 1
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!i113 1
R3
R4
vop
Z36 !s110 1729799038
!i10b 1
!s100 cYoGZR]Y^aIhFA>aG8^Ul1
I31CSRU3LQ4iV]IM6ozNA]0
R0
R1
w1729799034
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v
L0 1
R2
r1
!s85 0
31
R33
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v|
!i113 1
R3
R4
voverflow
!s110 1729807494
!i10b 1
!s100 6ZI`GSHkYfjgEL>=?J^mE0
ILZo@I9D2c@o8KaA4>kHL]3
R0
R1
w1726792090
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v
L0 1
R2
r1
!s85 0
31
!s108 1729807494.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v|
!i113 1
R3
R4
vproc
R13
!i10b 1
!s100 >3COW8@j``TX77OTAdK302
IoDnmKd9jJ]7HCYN_YcCTa2
R0
R1
w1729660704
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
L0 5
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!i113 1
R3
R4
vproc_hier
R13
!i10b 1
!s100 jGH_<J>T7TGh^mfl9i`Fo2
IXF[WEc2G<]Md_EjA9C=hF1
R0
R1
w1646504514
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
L0 6
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!i113 1
R3
R4
vproc_hier_bench
R13
!i10b 1
!s100 NC65SoK17afJT_<_F7KdJ1
IWo]b>AK=5RJ0lGli`^U[73
R0
R1
w1646504638
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
L0 5
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!i113 1
R3
R4
vregFile_bypass
R13
!i10b 1
!s100 9R4<EJ;V[T1K08=2n[ehW1
IUo<QUQFa8`XC<gIB6;TAl3
R0
R1
w1727203927
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
L0 8
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!i113 1
R3
R4
nreg@file_bypass
vregister
R34
!i10b 1
!s100 l2<G=LijLz=[9Z1;iC]:L2
Ie7Y2?77EhG2hE_9IeRKWX0
R0
R1
w1727203663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!i113 1
R3
R4
vregister_bypass
R34
!i10b 1
!s100 LVKNd8I5gSHN`cNBCK<TX3
I:Pkb@fNaQ8305<n6YB_Ci1
R0
R1
w1727204160
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!i113 1
R3
R4
vset
R15
!i10b 1
!s100 dIP??c;4XMgm^]ekh9@zR2
IgMzQ7E[dDUXV_7M<9`19O1
R0
R1
w1729800172
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v
L0 1
R2
r1
!s85 0
31
R16
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v|
!i113 1
R3
R4
vsext16
R31
!i10b 1
!s100 =ELbQ@f7[<hiJJPB<IOAT3
IXXXQFKzfF045:YmDN3GdE0
R0
R1
w1729740125
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
L0 1
R2
r1
!s85 0
31
R32
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!i113 1
R3
R4
vshifter
R36
!i10b 1
!s100 OI7_giL=C>KG0`_<K70@V3
I[V6CkOahmHl=T0hzniVRE3
R0
R1
w1726787105
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v
L0 10
R2
r1
!s85 0
31
!s108 1729799038.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v|
!i113 1
R3
R4
vwb
R13
!i10b 1
!s100 @UJeM=8kHEYS`zm]bFD]<0
IG;I3Vli`<on5WRnKA_kUn3
R0
R1
w1729661624
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
L0 8
R2
r1
!s85 0
31
R14
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!i113 1
R3
R4
vzext16
R19
!i10b 1
!s100 9RDi0I0:0;^I4R`=9ieK[1
Ic]WzlGAK?>Y_mBR<`8C5K0
R0
R1
w1729740132
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
L0 1
R2
r1
!s85 0
31
R32
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!i113 1
R3
R4
