circuit top : @[:@2.0]
  module pc : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_input : UInt<32> @[:@6.4]
    output io_pc4 : UInt<32> @[:@6.4]
    output io_pcout : UInt<32> @[:@6.4]
  
    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[pc.scala 11:26:@8.4]
    node _T_14 = add(reg, UInt<3>("h4")) @[pc.scala 13:22:@11.4]
    node _T_15 = tail(_T_14, 1) @[pc.scala 13:22:@12.4]
    io_pc4 <= _T_15 @[pc.scala 13:16:@13.4]
    io_pcout <= reg @[pc.scala 14:18:@14.4]
    reg <= io_input @[pc.scala 11:26:@9.4 pc.scala 12:13:@10.4]

  module insmem : @[:@16.2]
    input clock : Clock @[:@17.4]
    input reset : UInt<1> @[:@18.4]
    input io_address : UInt<32> @[:@19.4]
    output io_data : UInt<32> @[:@19.4]
  
    mem mem : @[insmem.scala 10:22:@21.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_12
      read-under-write => undefined
    node _T_11 = bits(io_address, 9, 0) @[insmem.scala 11:23:@22.4]
    io_data <= mem._T_12.data @[insmem.scala 11:17:@24.4]
    mem._T_12.addr <= _T_11 @[insmem.scala 11:23:@23.4]
    mem._T_12.en <= UInt<1>("h1") @[insmem.scala 10:22:@21.4 insmem.scala 11:23:@23.4]
    mem._T_12.clk <= clock @[insmem.scala 11:23:@23.4]

  module InstTypeDeco : @[:@26.2]
    input clock : Clock @[:@27.4]
    input reset : UInt<1> @[:@28.4]
    input io_opcode : UInt<7> @[:@29.4]
    output io_R : UInt<1> @[:@29.4]
    output io_Load : UInt<1> @[:@29.4]
    output io_Store : UInt<1> @[:@29.4]
    output io_Branch : UInt<1> @[:@29.4]
    output io_I : UInt<1> @[:@29.4]
    output io_Jal : UInt<1> @[:@29.4]
    output io_Jalr : UInt<1> @[:@29.4]
    output io_Lui : UInt<1> @[:@29.4]
  
    node _T_24 = eq(io_opcode, UInt<6>("h33")) @[InstTypeDeco.scala 18:25:@31.4]
    node _T_34 = eq(io_opcode, UInt<2>("h3")) @[InstTypeDeco.scala 28:30:@43.6]
    node _T_44 = eq(io_opcode, UInt<6>("h23")) @[InstTypeDeco.scala 38:30:@55.8]
    node _T_54 = eq(io_opcode, UInt<7>("h63")) @[InstTypeDeco.scala 48:30:@67.10]
    node _T_64 = eq(io_opcode, UInt<5>("h13")) @[InstTypeDeco.scala 58:30:@79.12]
    node _T_74 = eq(io_opcode, UInt<7>("h67")) @[InstTypeDeco.scala 68:30:@91.14]
    node _T_84 = eq(io_opcode, UInt<7>("h6f")) @[InstTypeDeco.scala 78:30:@103.16]
    node _T_94 = eq(io_opcode, UInt<6>("h37")) @[InstTypeDeco.scala 88:30:@115.18]
    node _GEN_0 = mux(_T_94, UInt<1>("h0"), UInt<1>("h0")) @[InstTypeDeco.scala 88:42:@116.18]
    node _GEN_1 = mux(_T_94, UInt<1>("h1"), UInt<1>("h0")) @[InstTypeDeco.scala 88:42:@116.18]
    node _GEN_2 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[InstTypeDeco.scala 78:42:@104.16]
    node _GEN_3 = mux(_T_84, UInt<1>("h1"), _GEN_0) @[InstTypeDeco.scala 78:42:@104.16]
    node _GEN_4 = mux(_T_84, UInt<1>("h0"), _GEN_1) @[InstTypeDeco.scala 78:42:@104.16]
    node _GEN_5 = mux(_T_74, UInt<1>("h0"), _GEN_2) @[InstTypeDeco.scala 68:42:@92.14]
    node _GEN_6 = mux(_T_74, UInt<1>("h0"), _GEN_3) @[InstTypeDeco.scala 68:42:@92.14]
    node _GEN_7 = mux(_T_74, UInt<1>("h1"), _GEN_2) @[InstTypeDeco.scala 68:42:@92.14]
    node _GEN_8 = mux(_T_74, UInt<1>("h0"), _GEN_4) @[InstTypeDeco.scala 68:42:@92.14]
    node _GEN_9 = mux(_T_64, UInt<1>("h0"), _GEN_5) @[InstTypeDeco.scala 58:42:@80.12]
    node _GEN_10 = mux(_T_64, UInt<1>("h1"), _GEN_5) @[InstTypeDeco.scala 58:42:@80.12]
    node _GEN_11 = mux(_T_64, UInt<1>("h0"), _GEN_6) @[InstTypeDeco.scala 58:42:@80.12]
    node _GEN_12 = mux(_T_64, UInt<1>("h0"), _GEN_7) @[InstTypeDeco.scala 58:42:@80.12]
    node _GEN_13 = mux(_T_64, UInt<1>("h0"), _GEN_8) @[InstTypeDeco.scala 58:42:@80.12]
    node _GEN_14 = mux(_T_54, UInt<1>("h0"), _GEN_9) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_15 = mux(_T_54, UInt<1>("h1"), _GEN_9) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_16 = mux(_T_54, UInt<1>("h0"), _GEN_10) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_17 = mux(_T_54, UInt<1>("h0"), _GEN_11) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_18 = mux(_T_54, UInt<1>("h0"), _GEN_12) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_19 = mux(_T_54, UInt<1>("h0"), _GEN_13) @[InstTypeDeco.scala 48:42:@68.10]
    node _GEN_20 = mux(_T_44, UInt<1>("h0"), _GEN_14) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_21 = mux(_T_44, UInt<1>("h1"), _GEN_14) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_22 = mux(_T_44, UInt<1>("h0"), _GEN_15) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_23 = mux(_T_44, UInt<1>("h0"), _GEN_16) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_24 = mux(_T_44, UInt<1>("h0"), _GEN_17) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_25 = mux(_T_44, UInt<1>("h0"), _GEN_18) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_26 = mux(_T_44, UInt<1>("h0"), _GEN_19) @[InstTypeDeco.scala 38:42:@56.8]
    node _GEN_27 = mux(_T_34, UInt<1>("h0"), _GEN_20) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_28 = mux(_T_34, UInt<1>("h1"), _GEN_20) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_29 = mux(_T_34, UInt<1>("h0"), _GEN_21) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_30 = mux(_T_34, UInt<1>("h0"), _GEN_22) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_31 = mux(_T_34, UInt<1>("h0"), _GEN_23) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_32 = mux(_T_34, UInt<1>("h0"), _GEN_24) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_33 = mux(_T_34, UInt<1>("h0"), _GEN_25) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_34 = mux(_T_34, UInt<1>("h0"), _GEN_26) @[InstTypeDeco.scala 28:41:@44.6]
    node _GEN_35 = mux(_T_24, UInt<1>("h1"), _GEN_27) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_36 = mux(_T_24, UInt<1>("h0"), _GEN_28) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_37 = mux(_T_24, UInt<1>("h0"), _GEN_29) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_38 = mux(_T_24, UInt<1>("h0"), _GEN_30) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_39 = mux(_T_24, UInt<1>("h0"), _GEN_31) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_40 = mux(_T_24, UInt<1>("h0"), _GEN_32) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_41 = mux(_T_24, UInt<1>("h0"), _GEN_33) @[InstTypeDeco.scala 18:37:@32.4]
    node _GEN_42 = mux(_T_24, UInt<1>("h0"), _GEN_34) @[InstTypeDeco.scala 18:37:@32.4]
    io_R <= _GEN_35 @[InstTypeDeco.scala 19:22:@33.6 InstTypeDeco.scala 29:22:@45.8 InstTypeDeco.scala 39:22:@57.10 InstTypeDeco.scala 49:22:@69.12 InstTypeDeco.scala 59:22:@81.14 InstTypeDeco.scala 69:22:@93.16 InstTypeDeco.scala 79:22:@105.18 InstTypeDeco.scala 89:22:@117.20 InstTypeDeco.scala 99:22:@127.20]
    io_Load <= _GEN_36 @[InstTypeDeco.scala 20:25:@34.6 InstTypeDeco.scala 30:25:@46.8 InstTypeDeco.scala 40:25:@58.10 InstTypeDeco.scala 50:25:@70.12 InstTypeDeco.scala 60:25:@82.14 InstTypeDeco.scala 70:25:@94.16 InstTypeDeco.scala 80:25:@106.18 InstTypeDeco.scala 90:25:@118.20 InstTypeDeco.scala 100:25:@128.20]
    io_Store <= _GEN_37 @[InstTypeDeco.scala 21:26:@35.6 InstTypeDeco.scala 31:26:@47.8 InstTypeDeco.scala 41:26:@59.10 InstTypeDeco.scala 51:26:@71.12 InstTypeDeco.scala 61:26:@83.14 InstTypeDeco.scala 71:26:@95.16 InstTypeDeco.scala 81:26:@107.18 InstTypeDeco.scala 91:26:@119.20 InstTypeDeco.scala 101:26:@129.20]
    io_Branch <= _GEN_38 @[InstTypeDeco.scala 22:27:@36.6 InstTypeDeco.scala 32:27:@48.8 InstTypeDeco.scala 42:27:@60.10 InstTypeDeco.scala 52:27:@72.12 InstTypeDeco.scala 62:27:@84.14 InstTypeDeco.scala 72:27:@96.16 InstTypeDeco.scala 82:27:@108.18 InstTypeDeco.scala 92:27:@120.20 InstTypeDeco.scala 102:27:@130.20]
    io_I <= _GEN_39 @[InstTypeDeco.scala 23:22:@37.6 InstTypeDeco.scala 33:22:@49.8 InstTypeDeco.scala 43:22:@61.10 InstTypeDeco.scala 53:22:@73.12 InstTypeDeco.scala 63:22:@85.14 InstTypeDeco.scala 73:22:@97.16 InstTypeDeco.scala 83:22:@109.18 InstTypeDeco.scala 93:22:@121.20 InstTypeDeco.scala 103:22:@131.20]
    io_Jal <= _GEN_40 @[InstTypeDeco.scala 24:24:@38.6 InstTypeDeco.scala 34:24:@50.8 InstTypeDeco.scala 44:24:@62.10 InstTypeDeco.scala 54:24:@74.12 InstTypeDeco.scala 64:24:@86.14 InstTypeDeco.scala 74:24:@98.16 InstTypeDeco.scala 84:24:@110.18 InstTypeDeco.scala 94:24:@122.20 InstTypeDeco.scala 104:24:@132.20]
    io_Jalr <= _GEN_41 @[InstTypeDeco.scala 25:25:@39.6 InstTypeDeco.scala 35:25:@51.8 InstTypeDeco.scala 45:25:@63.10 InstTypeDeco.scala 55:25:@75.12 InstTypeDeco.scala 65:25:@87.14 InstTypeDeco.scala 75:25:@99.16 InstTypeDeco.scala 85:25:@111.18 InstTypeDeco.scala 95:25:@123.20 InstTypeDeco.scala 105:25:@133.20]
    io_Lui <= _GEN_42 @[InstTypeDeco.scala 26:24:@40.6 InstTypeDeco.scala 36:24:@52.8 InstTypeDeco.scala 46:24:@64.10 InstTypeDeco.scala 56:24:@76.12 InstTypeDeco.scala 66:24:@88.14 InstTypeDeco.scala 76:24:@100.16 InstTypeDeco.scala 86:24:@112.18 InstTypeDeco.scala 96:24:@124.20 InstTypeDeco.scala 106:24:@134.20]

  module CntrlDecode : @[:@137.2]
    input clock : Clock @[:@138.4]
    input reset : UInt<1> @[:@139.4]
    input io_R : UInt<1> @[:@140.4]
    input io_Load : UInt<1> @[:@140.4]
    input io_Store : UInt<1> @[:@140.4]
    input io_Branch1 : UInt<1> @[:@140.4]
    input io_I : UInt<1> @[:@140.4]
    input io_Jal : UInt<1> @[:@140.4]
    input io_Jalr : UInt<1> @[:@140.4]
    input io_Lui : UInt<1> @[:@140.4]
    output io_MemWrite : UInt<1> @[:@140.4]
    output io_Branch : UInt<1> @[:@140.4]
    output io_MemRead : UInt<1> @[:@140.4]
    output io_RegWrite : UInt<1> @[:@140.4]
    output io_MemtoReg : UInt<1> @[:@140.4]
    output io_AluOp : UInt<3> @[:@140.4]
    output io_OpA : UInt<2> @[:@140.4]
    output io_OpB : UInt<1> @[:@140.4]
    output io_ExtSel : UInt<2> @[:@140.4]
    output io_NextPc : UInt<2> @[:@140.4]
  
    node _T_42 = eq(io_R, UInt<1>("h1")) @[CntrlDecode.scala 27:20:@142.4]
    node _T_54 = eq(io_Load, UInt<1>("h1")) @[CntrlDecode.scala 39:28:@156.6]
    node _T_66 = eq(io_Store, UInt<1>("h1")) @[CntrlDecode.scala 51:29:@170.8]
    node _T_78 = eq(io_Branch1, UInt<1>("h1")) @[CntrlDecode.scala 63:31:@184.10]
    node _T_90 = eq(io_I, UInt<1>("h1")) @[CntrlDecode.scala 75:25:@198.12]
    node _T_102 = eq(io_Jal, UInt<1>("h1")) @[CntrlDecode.scala 87:27:@212.14]
    node _T_114 = eq(io_Jalr, UInt<1>("h1")) @[CntrlDecode.scala 99:28:@226.16]
    node _T_126 = eq(io_Lui, UInt<1>("h1")) @[CntrlDecode.scala 111:27:@240.18]
    node _GEN_0 = mux(_T_126, UInt<1>("h0"), UInt<1>("h0")) @[CntrlDecode.scala 111:38:@241.18]
    node _GEN_1 = mux(_T_126, UInt<1>("h1"), UInt<1>("h0")) @[CntrlDecode.scala 111:38:@241.18]
    node _GEN_2 = mux(_T_126, UInt<3>("h6"), UInt<3>("h7")) @[CntrlDecode.scala 111:38:@241.18]
    node _GEN_3 = mux(_T_126, UInt<2>("h3"), UInt<1>("h0")) @[CntrlDecode.scala 111:38:@241.18]
    node _GEN_4 = mux(_T_114, UInt<1>("h0"), _GEN_0) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_5 = mux(_T_114, UInt<1>("h1"), _GEN_1) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_6 = mux(_T_114, UInt<2>("h3"), _GEN_2) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_7 = mux(_T_114, UInt<2>("h2"), _GEN_3) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_8 = mux(_T_114, UInt<1>("h0"), _GEN_1) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_9 = mux(_T_114, UInt<2>("h3"), _GEN_0) @[CntrlDecode.scala 99:39:@227.16]
    node _GEN_10 = mux(_T_102, UInt<1>("h0"), _GEN_4) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_11 = mux(_T_102, UInt<1>("h1"), _GEN_5) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_12 = mux(_T_102, UInt<2>("h3"), _GEN_6) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_13 = mux(_T_102, UInt<1>("h0"), _GEN_7) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_14 = mux(_T_102, UInt<1>("h0"), _GEN_8) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_15 = mux(_T_102, UInt<2>("h2"), _GEN_9) @[CntrlDecode.scala 87:38:@213.14]
    node _GEN_16 = mux(_T_90, UInt<1>("h0"), _GEN_10) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_17 = mux(_T_90, UInt<1>("h1"), _GEN_11) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_18 = mux(_T_90, UInt<1>("h1"), _GEN_12) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_19 = mux(_T_90, UInt<1>("h0"), _GEN_13) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_20 = mux(_T_90, UInt<1>("h1"), _GEN_14) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_21 = mux(_T_90, UInt<1>("h0"), _GEN_14) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_22 = mux(_T_90, UInt<1>("h0"), _GEN_15) @[CntrlDecode.scala 75:36:@199.12]
    node _GEN_23 = mux(_T_78, UInt<1>("h0"), _GEN_16) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_24 = mux(_T_78, UInt<1>("h1"), _GEN_16) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_25 = mux(_T_78, UInt<1>("h0"), _GEN_17) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_26 = mux(_T_78, UInt<2>("h2"), _GEN_18) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_27 = mux(_T_78, UInt<1>("h0"), _GEN_19) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_28 = mux(_T_78, UInt<1>("h0"), _GEN_20) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_29 = mux(_T_78, UInt<1>("h0"), _GEN_21) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_30 = mux(_T_78, UInt<1>("h1"), _GEN_22) @[CntrlDecode.scala 63:42:@185.10]
    node _GEN_31 = mux(_T_66, UInt<1>("h1"), _GEN_23) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_32 = mux(_T_66, UInt<1>("h0"), _GEN_24) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_33 = mux(_T_66, UInt<1>("h0"), _GEN_23) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_34 = mux(_T_66, UInt<1>("h0"), _GEN_25) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_35 = mux(_T_66, UInt<3>("h5"), _GEN_26) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_36 = mux(_T_66, UInt<1>("h0"), _GEN_27) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_37 = mux(_T_66, UInt<1>("h1"), _GEN_28) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_38 = mux(_T_66, UInt<2>("h2"), _GEN_29) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_39 = mux(_T_66, UInt<1>("h0"), _GEN_30) @[CntrlDecode.scala 51:40:@171.8]
    node _GEN_40 = mux(_T_54, UInt<1>("h0"), _GEN_31) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_41 = mux(_T_54, UInt<1>("h0"), _GEN_32) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_42 = mux(_T_54, UInt<1>("h1"), _GEN_33) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_43 = mux(_T_54, UInt<1>("h1"), _GEN_34) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_44 = mux(_T_54, UInt<3>("h4"), _GEN_35) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_45 = mux(_T_54, UInt<1>("h0"), _GEN_36) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_46 = mux(_T_54, UInt<1>("h1"), _GEN_37) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_47 = mux(_T_54, UInt<1>("h0"), _GEN_38) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_48 = mux(_T_54, UInt<1>("h0"), _GEN_39) @[CntrlDecode.scala 39:39:@157.6]
    node _GEN_49 = mux(_T_42, UInt<1>("h0"), _GEN_40) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_50 = mux(_T_42, UInt<1>("h0"), _GEN_41) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_51 = mux(_T_42, UInt<1>("h0"), _GEN_42) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_52 = mux(_T_42, UInt<1>("h1"), _GEN_43) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_53 = mux(_T_42, UInt<1>("h0"), _GEN_44) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_54 = mux(_T_42, UInt<1>("h0"), _GEN_45) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_55 = mux(_T_42, UInt<1>("h0"), _GEN_46) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_56 = mux(_T_42, UInt<1>("h0"), _GEN_47) @[CntrlDecode.scala 27:31:@143.4]
    node _GEN_57 = mux(_T_42, UInt<1>("h0"), _GEN_48) @[CntrlDecode.scala 27:31:@143.4]
    io_MemWrite <= _GEN_49 @[CntrlDecode.scala 28:29:@144.6 CntrlDecode.scala 40:29:@158.8 CntrlDecode.scala 52:29:@172.10 CntrlDecode.scala 64:29:@186.12 CntrlDecode.scala 76:29:@200.14 CntrlDecode.scala 88:29:@214.16 CntrlDecode.scala 100:29:@228.18 CntrlDecode.scala 112:29:@242.20 CntrlDecode.scala 124:29:@254.20]
    io_Branch <= _GEN_50 @[CntrlDecode.scala 29:27:@145.6 CntrlDecode.scala 41:27:@159.8 CntrlDecode.scala 53:27:@173.10 CntrlDecode.scala 65:27:@187.12 CntrlDecode.scala 77:27:@201.14 CntrlDecode.scala 89:27:@215.16 CntrlDecode.scala 101:27:@229.18 CntrlDecode.scala 113:27:@243.20 CntrlDecode.scala 125:27:@255.20]
    io_MemRead <= _GEN_51 @[CntrlDecode.scala 30:28:@146.6 CntrlDecode.scala 42:28:@160.8 CntrlDecode.scala 54:28:@174.10 CntrlDecode.scala 66:28:@188.12 CntrlDecode.scala 78:28:@202.14 CntrlDecode.scala 90:28:@216.16 CntrlDecode.scala 102:28:@230.18 CntrlDecode.scala 114:28:@244.20 CntrlDecode.scala 126:28:@256.20]
    io_RegWrite <= _GEN_52 @[CntrlDecode.scala 31:29:@147.6 CntrlDecode.scala 43:29:@161.8 CntrlDecode.scala 55:29:@175.10 CntrlDecode.scala 67:29:@189.12 CntrlDecode.scala 79:29:@203.14 CntrlDecode.scala 91:29:@217.16 CntrlDecode.scala 103:29:@231.18 CntrlDecode.scala 115:29:@245.20 CntrlDecode.scala 127:29:@257.20]
    io_MemtoReg <= _GEN_51 @[CntrlDecode.scala 32:29:@148.6 CntrlDecode.scala 44:29:@162.8 CntrlDecode.scala 56:29:@176.10 CntrlDecode.scala 68:29:@190.12 CntrlDecode.scala 80:29:@204.14 CntrlDecode.scala 92:29:@218.16 CntrlDecode.scala 104:29:@232.18 CntrlDecode.scala 116:29:@246.20 CntrlDecode.scala 128:29:@258.20]
    io_AluOp <= _GEN_53 @[CntrlDecode.scala 33:26:@149.6 CntrlDecode.scala 45:26:@163.8 CntrlDecode.scala 57:26:@177.10 CntrlDecode.scala 69:26:@191.12 CntrlDecode.scala 81:26:@205.14 CntrlDecode.scala 93:26:@219.16 CntrlDecode.scala 105:26:@233.18 CntrlDecode.scala 117:26:@247.20 CntrlDecode.scala 129:26:@259.20]
    io_OpA <= _GEN_54 @[CntrlDecode.scala 34:24:@150.6 CntrlDecode.scala 46:24:@164.8 CntrlDecode.scala 58:24:@178.10 CntrlDecode.scala 70:24:@192.12 CntrlDecode.scala 82:24:@206.14 CntrlDecode.scala 94:24:@220.16 CntrlDecode.scala 106:24:@234.18 CntrlDecode.scala 118:24:@248.20 CntrlDecode.scala 130:24:@260.20]
    io_OpB <= _GEN_55 @[CntrlDecode.scala 35:24:@151.6 CntrlDecode.scala 47:24:@165.8 CntrlDecode.scala 59:24:@179.10 CntrlDecode.scala 71:24:@193.12 CntrlDecode.scala 83:24:@207.14 CntrlDecode.scala 95:24:@221.16 CntrlDecode.scala 107:24:@235.18 CntrlDecode.scala 119:24:@249.20 CntrlDecode.scala 131:24:@261.20]
    io_ExtSel <= _GEN_56 @[CntrlDecode.scala 36:27:@152.6 CntrlDecode.scala 48:27:@166.8 CntrlDecode.scala 60:27:@180.10 CntrlDecode.scala 72:27:@194.12 CntrlDecode.scala 84:27:@208.14 CntrlDecode.scala 96:27:@222.16 CntrlDecode.scala 108:27:@236.18 CntrlDecode.scala 120:27:@250.20 CntrlDecode.scala 132:27:@262.20]
    io_NextPc <= _GEN_57 @[CntrlDecode.scala 37:27:@153.6 CntrlDecode.scala 49:27:@167.8 CntrlDecode.scala 61:27:@181.10 CntrlDecode.scala 73:27:@195.12 CntrlDecode.scala 85:27:@209.14 CntrlDecode.scala 97:27:@223.16 CntrlDecode.scala 109:27:@237.18 CntrlDecode.scala 121:27:@251.20 CntrlDecode.scala 133:27:@263.20]

  module Control : @[:@266.2]
    input clock : Clock @[:@267.4]
    input reset : UInt<1> @[:@268.4]
    input io_opcode : UInt<7> @[:@269.4]
    output io_MemWrite : UInt<1> @[:@269.4]
    output io_Branch : UInt<1> @[:@269.4]
    output io_MemRead : UInt<1> @[:@269.4]
    output io_RegWrite : UInt<1> @[:@269.4]
    output io_MemtoReg : UInt<1> @[:@269.4]
    output io_AluOp : UInt<3> @[:@269.4]
    output io_OpA : UInt<2> @[:@269.4]
    output io_OpB : UInt<1> @[:@269.4]
    output io_ExtSel : UInt<2> @[:@269.4]
    output io_NextPc : UInt<2> @[:@269.4]
  
    inst c1 of InstTypeDeco @[Control.scala 20:24:@271.4]
    inst c2 of CntrlDecode @[Control.scala 21:24:@274.4]
    io_MemWrite <= c2.io_MemWrite @[Control.scala 34:21:@286.4]
    io_Branch <= c2.io_Branch @[Control.scala 35:19:@287.4]
    io_MemRead <= c2.io_MemRead @[Control.scala 36:20:@288.4]
    io_RegWrite <= c2.io_RegWrite @[Control.scala 37:21:@289.4]
    io_MemtoReg <= c2.io_MemtoReg @[Control.scala 38:21:@290.4]
    io_AluOp <= c2.io_AluOp @[Control.scala 39:18:@291.4]
    io_OpA <= c2.io_OpA @[Control.scala 40:16:@292.4]
    io_OpB <= c2.io_OpB @[Control.scala 41:16:@293.4]
    io_ExtSel <= c2.io_ExtSel @[Control.scala 42:19:@294.4]
    io_NextPc <= c2.io_NextPc @[Control.scala 43:19:@295.4]
    c1.clock <= clock @[:@272.4]
    c1.reset <= reset @[:@273.4]
    c1.io_opcode <= io_opcode @[Control.scala 23:22:@277.4]
    c2.clock <= clock @[:@275.4]
    c2.reset <= reset @[:@276.4]
    c2.io_R <= c1.io_R @[Control.scala 25:17:@278.4]
    c2.io_Load <= c1.io_Load @[Control.scala 26:20:@279.4]
    c2.io_Store <= c1.io_Store @[Control.scala 27:21:@280.4]
    c2.io_Branch1 <= c1.io_Branch @[Control.scala 28:23:@281.4]
    c2.io_I <= c1.io_I @[Control.scala 29:17:@282.4]
    c2.io_Jal <= c1.io_Jal @[Control.scala 30:19:@283.4]
    c2.io_Jalr <= c1.io_Jalr @[Control.scala 31:20:@284.4]
    c2.io_Lui <= c1.io_Lui @[Control.scala 32:19:@285.4]

  module ImmGen : @[:@297.2]
    input clock : Clock @[:@298.4]
    input reset : UInt<1> @[:@299.4]
    input io_instruction : UInt<32> @[:@300.4]
    input io_pc : UInt<32> @[:@300.4]
    output io_s_imm : SInt<32> @[:@300.4]
    output io_sb_imm : SInt<32> @[:@300.4]
    output io_uj_imm : SInt<32> @[:@300.4]
    output io_u_imm : SInt<32> @[:@300.4]
    output io_i_imm : SInt<32> @[:@300.4]
  
    node _T_19 = bits(io_instruction, 31, 25) @[ImmGen.scala 17:42:@302.4]
    node _T_20 = bits(io_instruction, 11, 7) @[ImmGen.scala 17:64:@303.4]
    node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58:@304.4]
    node s_imm13 = asSInt(_T_21) @[ImmGen.scala 17:72:@305.4]
    node _T_22 = bits(s_imm13, 11, 11) @[ImmGen.scala 18:40:@306.4]
    node _T_23 = bits(_T_22, 0, 0) @[Bitwise.scala 72:15:@307.4]
    node _T_26 = mux(_T_23, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@308.4]
    node _T_27 = asUInt(s_imm13) @[Cat.scala 30:58:@309.4]
    node _T_28 = cat(_T_26, _T_27) @[Cat.scala 30:58:@310.4]
    node _T_29 = asSInt(_T_28) @[ImmGen.scala 18:55:@311.4]
    node _T_30 = bits(io_instruction, 31, 31) @[ImmGen.scala 20:43:@313.4]
    node _T_31 = bits(io_instruction, 7, 7) @[ImmGen.scala 20:62:@314.4]
    node _T_32 = bits(io_instruction, 30, 25) @[ImmGen.scala 20:80:@315.4]
    node _T_33 = bits(io_instruction, 11, 8) @[ImmGen.scala 20:102:@316.4]
    node _T_35 = cat(_T_33, UInt<1>("h0")) @[Cat.scala 30:58:@317.4]
    node _T_36 = cat(_T_30, _T_31) @[Cat.scala 30:58:@318.4]
    node _T_37 = cat(_T_36, _T_32) @[Cat.scala 30:58:@319.4]
    node _T_38 = cat(_T_37, _T_35) @[Cat.scala 30:58:@320.4]
    node sb_imm13 = asSInt(_T_38) @[ImmGen.scala 20:117:@321.4]
    node _T_39 = bits(sb_imm13, 12, 12) @[ImmGen.scala 21:43:@322.4]
    node _T_40 = bits(_T_39, 0, 0) @[Bitwise.scala 72:15:@323.4]
    node _T_43 = mux(_T_40, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@324.4]
    node _T_44 = asUInt(sb_imm13) @[Cat.scala 30:58:@325.4]
    node _T_45 = cat(_T_43, _T_44) @[Cat.scala 30:58:@326.4]
    node _T_46 = asSInt(_T_45) @[ImmGen.scala 21:60:@327.4]
    node _T_47 = asSInt(io_pc) @[ImmGen.scala 21:75:@328.4]
    node _T_48 = add(_T_46, _T_47) @[ImmGen.scala 21:67:@329.4]
    node _T_49 = tail(_T_48, 1) @[ImmGen.scala 21:67:@330.4]
    node _T_50 = asSInt(_T_49) @[ImmGen.scala 21:67:@331.4]
    node _T_51 = bits(io_instruction, 31, 31) @[ImmGen.scala 23:43:@333.4]
    node _T_52 = bits(io_instruction, 19, 12) @[ImmGen.scala 23:62:@334.4]
    node _T_53 = bits(io_instruction, 20, 20) @[ImmGen.scala 23:84:@335.4]
    node _T_54 = bits(io_instruction, 30, 21) @[ImmGen.scala 23:103:@336.4]
    node _T_56 = cat(_T_54, UInt<1>("h0")) @[Cat.scala 30:58:@337.4]
    node _T_57 = cat(_T_51, _T_52) @[Cat.scala 30:58:@338.4]
    node _T_58 = cat(_T_57, _T_53) @[Cat.scala 30:58:@339.4]
    node _T_59 = cat(_T_58, _T_56) @[Cat.scala 30:58:@340.4]
    node uj_imm21 = asSInt(_T_59) @[ImmGen.scala 23:119:@341.4]
    node _T_60 = bits(uj_imm21, 20, 20) @[ImmGen.scala 24:43:@342.4]
    node _T_61 = bits(_T_60, 0, 0) @[Bitwise.scala 72:15:@343.4]
    node _T_64 = mux(_T_61, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@344.4]
    node _T_65 = asUInt(uj_imm21) @[Cat.scala 30:58:@345.4]
    node _T_66 = cat(_T_64, _T_65) @[Cat.scala 30:58:@346.4]
    node _T_67 = asSInt(_T_66) @[ImmGen.scala 24:60:@347.4]
    node _T_68 = asSInt(io_pc) @[ImmGen.scala 24:75:@348.4]
    node _T_69 = add(_T_67, _T_68) @[ImmGen.scala 24:67:@349.4]
    node _T_70 = tail(_T_69, 1) @[ImmGen.scala 24:67:@350.4]
    node _T_71 = asSInt(_T_70) @[ImmGen.scala 24:67:@351.4]
    node _T_72 = bits(io_instruction, 31, 31) @[ImmGen.scala 26:48:@353.4]
    node _T_73 = bits(_T_72, 0, 0) @[Bitwise.scala 72:15:@354.4]
    node _T_76 = mux(_T_73, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@355.4]
    node _T_77 = bits(io_instruction, 31, 12) @[ImmGen.scala 26:68:@356.4]
    node _T_78 = cat(_T_76, _T_77) @[Cat.scala 30:58:@357.4]
    node _T_80 = dshl(_T_78, UInt<4>("hc")) @[ImmGen.scala 26:77:@358.4]
    node _T_81 = asSInt(_T_80) @[ImmGen.scala 26:86:@359.4]
    node _T_82 = bits(io_instruction, 31, 31) @[ImmGen.scala 28:47:@361.4]
    node _T_83 = bits(_T_82, 0, 0) @[Bitwise.scala 72:15:@362.4]
    node _T_86 = mux(_T_83, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@363.4]
    node _T_87 = bits(io_instruction, 31, 20) @[ImmGen.scala 28:67:@364.4]
    node _T_88 = cat(_T_86, _T_87) @[Cat.scala 30:58:@365.4]
    node _T_89 = asSInt(_T_88) @[ImmGen.scala 28:76:@366.4]
    io_s_imm <= _T_29 @[ImmGen.scala 18:18:@312.4]
    io_sb_imm <= _T_50 @[ImmGen.scala 21:19:@332.4]
    io_uj_imm <= asSInt(bits(_T_71, 31, 0)) @[ImmGen.scala 24:19:@352.4]
    io_u_imm <= asSInt(bits(_T_81, 31, 0)) @[ImmGen.scala 26:18:@360.4]
    io_i_imm <= _T_89 @[ImmGen.scala 28:18:@367.4]

  module registerfile : @[:@369.2]
    input clock : Clock @[:@370.4]
    input reset : UInt<1> @[:@371.4]
    input io_regwrite : UInt<1> @[:@372.4]
    input io_rd : UInt<5> @[:@372.4]
    input io_rs1s : UInt<5> @[:@372.4]
    input io_rs2s : UInt<5> @[:@372.4]
    input io_writedata : SInt<32> @[:@372.4]
    output io_rs1 : SInt<32> @[:@372.4]
    output io_rs2 : SInt<32> @[:@372.4]
  
    reg register_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_0) @[registerfile.scala 13:27:@374.4]
    reg register_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_1) @[registerfile.scala 13:27:@374.4]
    reg register_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_2) @[registerfile.scala 13:27:@374.4]
    reg register_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_3) @[registerfile.scala 13:27:@374.4]
    reg register_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_4) @[registerfile.scala 13:27:@374.4]
    reg register_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_5) @[registerfile.scala 13:27:@374.4]
    reg register_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_6) @[registerfile.scala 13:27:@374.4]
    reg register_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_7) @[registerfile.scala 13:27:@374.4]
    reg register_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_8) @[registerfile.scala 13:27:@374.4]
    reg register_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_9) @[registerfile.scala 13:27:@374.4]
    reg register_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_10) @[registerfile.scala 13:27:@374.4]
    reg register_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_11) @[registerfile.scala 13:27:@374.4]
    reg register_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_12) @[registerfile.scala 13:27:@374.4]
    reg register_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_13) @[registerfile.scala 13:27:@374.4]
    reg register_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_14) @[registerfile.scala 13:27:@374.4]
    reg register_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_15) @[registerfile.scala 13:27:@374.4]
    reg register_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_16) @[registerfile.scala 13:27:@374.4]
    reg register_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_17) @[registerfile.scala 13:27:@374.4]
    reg register_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_18) @[registerfile.scala 13:27:@374.4]
    reg register_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_19) @[registerfile.scala 13:27:@374.4]
    reg register_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_20) @[registerfile.scala 13:27:@374.4]
    reg register_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_21) @[registerfile.scala 13:27:@374.4]
    reg register_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_22) @[registerfile.scala 13:27:@374.4]
    reg register_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_23) @[registerfile.scala 13:27:@374.4]
    reg register_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_24) @[registerfile.scala 13:27:@374.4]
    reg register_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_25) @[registerfile.scala 13:27:@374.4]
    reg register_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_26) @[registerfile.scala 13:27:@374.4]
    reg register_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_27) @[registerfile.scala 13:27:@374.4]
    reg register_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_28) @[registerfile.scala 13:27:@374.4]
    reg register_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_29) @[registerfile.scala 13:27:@374.4]
    reg register_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_30) @[registerfile.scala 13:27:@374.4]
    reg register_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_31) @[registerfile.scala 13:27:@374.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1s), register_0) @[registerfile.scala 15:16:@376.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1s), register_1, _GEN_0) @[registerfile.scala 15:16:@376.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1s), register_2, _GEN_1) @[registerfile.scala 15:16:@376.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1s), register_3, _GEN_2) @[registerfile.scala 15:16:@376.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1s), register_4, _GEN_3) @[registerfile.scala 15:16:@376.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1s), register_5, _GEN_4) @[registerfile.scala 15:16:@376.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1s), register_6, _GEN_5) @[registerfile.scala 15:16:@376.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1s), register_7, _GEN_6) @[registerfile.scala 15:16:@376.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1s), register_8, _GEN_7) @[registerfile.scala 15:16:@376.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1s), register_9, _GEN_8) @[registerfile.scala 15:16:@376.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1s), register_10, _GEN_9) @[registerfile.scala 15:16:@376.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1s), register_11, _GEN_10) @[registerfile.scala 15:16:@376.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1s), register_12, _GEN_11) @[registerfile.scala 15:16:@376.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1s), register_13, _GEN_12) @[registerfile.scala 15:16:@376.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1s), register_14, _GEN_13) @[registerfile.scala 15:16:@376.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1s), register_15, _GEN_14) @[registerfile.scala 15:16:@376.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1s), register_16, _GEN_15) @[registerfile.scala 15:16:@376.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1s), register_17, _GEN_16) @[registerfile.scala 15:16:@376.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1s), register_18, _GEN_17) @[registerfile.scala 15:16:@376.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1s), register_19, _GEN_18) @[registerfile.scala 15:16:@376.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1s), register_20, _GEN_19) @[registerfile.scala 15:16:@376.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1s), register_21, _GEN_20) @[registerfile.scala 15:16:@376.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1s), register_22, _GEN_21) @[registerfile.scala 15:16:@376.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1s), register_23, _GEN_22) @[registerfile.scala 15:16:@376.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1s), register_24, _GEN_23) @[registerfile.scala 15:16:@376.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1s), register_25, _GEN_24) @[registerfile.scala 15:16:@376.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1s), register_26, _GEN_25) @[registerfile.scala 15:16:@376.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1s), register_27, _GEN_26) @[registerfile.scala 15:16:@376.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1s), register_28, _GEN_27) @[registerfile.scala 15:16:@376.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1s), register_29, _GEN_28) @[registerfile.scala 15:16:@376.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1s), register_30, _GEN_29) @[registerfile.scala 15:16:@376.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1s), register_31, _GEN_30) @[registerfile.scala 15:16:@376.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2s), register_0) @[registerfile.scala 16:16:@377.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2s), register_1, _GEN_32) @[registerfile.scala 16:16:@377.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2s), register_2, _GEN_33) @[registerfile.scala 16:16:@377.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2s), register_3, _GEN_34) @[registerfile.scala 16:16:@377.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2s), register_4, _GEN_35) @[registerfile.scala 16:16:@377.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2s), register_5, _GEN_36) @[registerfile.scala 16:16:@377.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2s), register_6, _GEN_37) @[registerfile.scala 16:16:@377.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2s), register_7, _GEN_38) @[registerfile.scala 16:16:@377.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2s), register_8, _GEN_39) @[registerfile.scala 16:16:@377.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2s), register_9, _GEN_40) @[registerfile.scala 16:16:@377.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2s), register_10, _GEN_41) @[registerfile.scala 16:16:@377.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2s), register_11, _GEN_42) @[registerfile.scala 16:16:@377.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2s), register_12, _GEN_43) @[registerfile.scala 16:16:@377.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2s), register_13, _GEN_44) @[registerfile.scala 16:16:@377.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2s), register_14, _GEN_45) @[registerfile.scala 16:16:@377.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2s), register_15, _GEN_46) @[registerfile.scala 16:16:@377.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2s), register_16, _GEN_47) @[registerfile.scala 16:16:@377.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2s), register_17, _GEN_48) @[registerfile.scala 16:16:@377.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2s), register_18, _GEN_49) @[registerfile.scala 16:16:@377.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2s), register_19, _GEN_50) @[registerfile.scala 16:16:@377.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2s), register_20, _GEN_51) @[registerfile.scala 16:16:@377.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2s), register_21, _GEN_52) @[registerfile.scala 16:16:@377.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2s), register_22, _GEN_53) @[registerfile.scala 16:16:@377.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2s), register_23, _GEN_54) @[registerfile.scala 16:16:@377.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2s), register_24, _GEN_55) @[registerfile.scala 16:16:@377.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2s), register_25, _GEN_56) @[registerfile.scala 16:16:@377.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2s), register_26, _GEN_57) @[registerfile.scala 16:16:@377.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2s), register_27, _GEN_58) @[registerfile.scala 16:16:@377.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2s), register_28, _GEN_59) @[registerfile.scala 16:16:@377.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2s), register_29, _GEN_60) @[registerfile.scala 16:16:@377.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2s), register_30, _GEN_61) @[registerfile.scala 16:16:@377.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2s), register_31, _GEN_62) @[registerfile.scala 16:16:@377.4]
    node _T_60 = eq(io_regwrite, UInt<1>("h1")) @[registerfile.scala 17:26:@378.4]
    node _register_io_rd = io_writedata @[registerfile.scala 17:52:@380.6 registerfile.scala 17:52:@380.6]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _register_io_rd, asSInt(UInt<1>("h0"))) @[registerfile.scala 17:52:@380.6]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _register_io_rd, register_1) @[registerfile.scala 17:52:@380.6]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _register_io_rd, register_2) @[registerfile.scala 17:52:@380.6]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _register_io_rd, register_3) @[registerfile.scala 17:52:@380.6]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _register_io_rd, register_4) @[registerfile.scala 17:52:@380.6]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _register_io_rd, register_5) @[registerfile.scala 17:52:@380.6]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _register_io_rd, register_6) @[registerfile.scala 17:52:@380.6]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _register_io_rd, register_7) @[registerfile.scala 17:52:@380.6]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _register_io_rd, register_8) @[registerfile.scala 17:52:@380.6]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _register_io_rd, register_9) @[registerfile.scala 17:52:@380.6]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _register_io_rd, register_10) @[registerfile.scala 17:52:@380.6]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _register_io_rd, register_11) @[registerfile.scala 17:52:@380.6]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _register_io_rd, register_12) @[registerfile.scala 17:52:@380.6]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _register_io_rd, register_13) @[registerfile.scala 17:52:@380.6]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _register_io_rd, register_14) @[registerfile.scala 17:52:@380.6]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _register_io_rd, register_15) @[registerfile.scala 17:52:@380.6]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _register_io_rd, register_16) @[registerfile.scala 17:52:@380.6]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _register_io_rd, register_17) @[registerfile.scala 17:52:@380.6]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _register_io_rd, register_18) @[registerfile.scala 17:52:@380.6]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _register_io_rd, register_19) @[registerfile.scala 17:52:@380.6]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _register_io_rd, register_20) @[registerfile.scala 17:52:@380.6]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _register_io_rd, register_21) @[registerfile.scala 17:52:@380.6]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _register_io_rd, register_22) @[registerfile.scala 17:52:@380.6]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _register_io_rd, register_23) @[registerfile.scala 17:52:@380.6]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _register_io_rd, register_24) @[registerfile.scala 17:52:@380.6]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _register_io_rd, register_25) @[registerfile.scala 17:52:@380.6]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _register_io_rd, register_26) @[registerfile.scala 17:52:@380.6]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _register_io_rd, register_27) @[registerfile.scala 17:52:@380.6]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _register_io_rd, register_28) @[registerfile.scala 17:52:@380.6]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _register_io_rd, register_29) @[registerfile.scala 17:52:@380.6]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _register_io_rd, register_30) @[registerfile.scala 17:52:@380.6]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _register_io_rd, register_31) @[registerfile.scala 17:52:@380.6]
    node _GEN_96 = mux(_T_60, _GEN_64, asSInt(UInt<1>("h0"))) @[registerfile.scala 17:35:@379.4]
    node _GEN_97 = mux(_T_60, _GEN_65, register_1) @[registerfile.scala 17:35:@379.4]
    node _GEN_98 = mux(_T_60, _GEN_66, register_2) @[registerfile.scala 17:35:@379.4]
    node _GEN_99 = mux(_T_60, _GEN_67, register_3) @[registerfile.scala 17:35:@379.4]
    node _GEN_100 = mux(_T_60, _GEN_68, register_4) @[registerfile.scala 17:35:@379.4]
    node _GEN_101 = mux(_T_60, _GEN_69, register_5) @[registerfile.scala 17:35:@379.4]
    node _GEN_102 = mux(_T_60, _GEN_70, register_6) @[registerfile.scala 17:35:@379.4]
    node _GEN_103 = mux(_T_60, _GEN_71, register_7) @[registerfile.scala 17:35:@379.4]
    node _GEN_104 = mux(_T_60, _GEN_72, register_8) @[registerfile.scala 17:35:@379.4]
    node _GEN_105 = mux(_T_60, _GEN_73, register_9) @[registerfile.scala 17:35:@379.4]
    node _GEN_106 = mux(_T_60, _GEN_74, register_10) @[registerfile.scala 17:35:@379.4]
    node _GEN_107 = mux(_T_60, _GEN_75, register_11) @[registerfile.scala 17:35:@379.4]
    node _GEN_108 = mux(_T_60, _GEN_76, register_12) @[registerfile.scala 17:35:@379.4]
    node _GEN_109 = mux(_T_60, _GEN_77, register_13) @[registerfile.scala 17:35:@379.4]
    node _GEN_110 = mux(_T_60, _GEN_78, register_14) @[registerfile.scala 17:35:@379.4]
    node _GEN_111 = mux(_T_60, _GEN_79, register_15) @[registerfile.scala 17:35:@379.4]
    node _GEN_112 = mux(_T_60, _GEN_80, register_16) @[registerfile.scala 17:35:@379.4]
    node _GEN_113 = mux(_T_60, _GEN_81, register_17) @[registerfile.scala 17:35:@379.4]
    node _GEN_114 = mux(_T_60, _GEN_82, register_18) @[registerfile.scala 17:35:@379.4]
    node _GEN_115 = mux(_T_60, _GEN_83, register_19) @[registerfile.scala 17:35:@379.4]
    node _GEN_116 = mux(_T_60, _GEN_84, register_20) @[registerfile.scala 17:35:@379.4]
    node _GEN_117 = mux(_T_60, _GEN_85, register_21) @[registerfile.scala 17:35:@379.4]
    node _GEN_118 = mux(_T_60, _GEN_86, register_22) @[registerfile.scala 17:35:@379.4]
    node _GEN_119 = mux(_T_60, _GEN_87, register_23) @[registerfile.scala 17:35:@379.4]
    node _GEN_120 = mux(_T_60, _GEN_88, register_24) @[registerfile.scala 17:35:@379.4]
    node _GEN_121 = mux(_T_60, _GEN_89, register_25) @[registerfile.scala 17:35:@379.4]
    node _GEN_122 = mux(_T_60, _GEN_90, register_26) @[registerfile.scala 17:35:@379.4]
    node _GEN_123 = mux(_T_60, _GEN_91, register_27) @[registerfile.scala 17:35:@379.4]
    node _GEN_124 = mux(_T_60, _GEN_92, register_28) @[registerfile.scala 17:35:@379.4]
    node _GEN_125 = mux(_T_60, _GEN_93, register_29) @[registerfile.scala 17:35:@379.4]
    node _GEN_126 = mux(_T_60, _GEN_94, register_30) @[registerfile.scala 17:35:@379.4]
    node _GEN_127 = mux(_T_60, _GEN_95, register_31) @[registerfile.scala 17:35:@379.4]
    node _register_io_rs1s = _GEN_31 @[registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4 registerfile.scala 15:16:@376.4]
    node _register_io_rs2s = _GEN_63 @[registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4 registerfile.scala 16:16:@377.4]
    io_rs1 <= _register_io_rs1s @[registerfile.scala 15:16:@376.4]
    io_rs2 <= _register_io_rs2s @[registerfile.scala 16:16:@377.4]
    register_0 <= _GEN_96 @[registerfile.scala 14:21:@375.4 registerfile.scala 17:52:@380.6]
    register_1 <= _GEN_97 @[registerfile.scala 17:52:@380.6]
    register_2 <= _GEN_98 @[registerfile.scala 17:52:@380.6]
    register_3 <= _GEN_99 @[registerfile.scala 17:52:@380.6]
    register_4 <= _GEN_100 @[registerfile.scala 17:52:@380.6]
    register_5 <= _GEN_101 @[registerfile.scala 17:52:@380.6]
    register_6 <= _GEN_102 @[registerfile.scala 17:52:@380.6]
    register_7 <= _GEN_103 @[registerfile.scala 17:52:@380.6]
    register_8 <= _GEN_104 @[registerfile.scala 17:52:@380.6]
    register_9 <= _GEN_105 @[registerfile.scala 17:52:@380.6]
    register_10 <= _GEN_106 @[registerfile.scala 17:52:@380.6]
    register_11 <= _GEN_107 @[registerfile.scala 17:52:@380.6]
    register_12 <= _GEN_108 @[registerfile.scala 17:52:@380.6]
    register_13 <= _GEN_109 @[registerfile.scala 17:52:@380.6]
    register_14 <= _GEN_110 @[registerfile.scala 17:52:@380.6]
    register_15 <= _GEN_111 @[registerfile.scala 17:52:@380.6]
    register_16 <= _GEN_112 @[registerfile.scala 17:52:@380.6]
    register_17 <= _GEN_113 @[registerfile.scala 17:52:@380.6]
    register_18 <= _GEN_114 @[registerfile.scala 17:52:@380.6]
    register_19 <= _GEN_115 @[registerfile.scala 17:52:@380.6]
    register_20 <= _GEN_116 @[registerfile.scala 17:52:@380.6]
    register_21 <= _GEN_117 @[registerfile.scala 17:52:@380.6]
    register_22 <= _GEN_118 @[registerfile.scala 17:52:@380.6]
    register_23 <= _GEN_119 @[registerfile.scala 17:52:@380.6]
    register_24 <= _GEN_120 @[registerfile.scala 17:52:@380.6]
    register_25 <= _GEN_121 @[registerfile.scala 17:52:@380.6]
    register_26 <= _GEN_122 @[registerfile.scala 17:52:@380.6]
    register_27 <= _GEN_123 @[registerfile.scala 17:52:@380.6]
    register_28 <= _GEN_124 @[registerfile.scala 17:52:@380.6]
    register_29 <= _GEN_125 @[registerfile.scala 17:52:@380.6]
    register_30 <= _GEN_126 @[registerfile.scala 17:52:@380.6]
    register_31 <= _GEN_127 @[registerfile.scala 17:52:@380.6]

  module ALUcont : @[:@383.2]
    input clock : Clock @[:@384.4]
    input reset : UInt<1> @[:@385.4]
    input io_ALUop : UInt<3> @[:@386.4]
    input io_func3 : UInt<3> @[:@386.4]
    input io_func7 : UInt<1> @[:@386.4]
    output io_ALUcont : UInt<5> @[:@386.4]
  
    node _T_14 = eq(io_ALUop, UInt<1>("h1")) @[ALUcont.scala 13:23:@388.4]
    node _T_16 = eq(io_ALUop, UInt<1>("h0")) @[ALUcont.scala 13:48:@389.4]
    node _T_17 = or(_T_14, _T_16) @[ALUcont.scala 13:36:@390.4]
    node _T_19 = cat(UInt<1>("h0"), io_func7) @[Cat.scala 30:58:@392.6]
    node _T_20 = cat(_T_19, io_func3) @[Cat.scala 30:58:@393.6]
    node _T_22 = eq(io_ALUop, UInt<3>("h5")) @[ALUcont.scala 14:30:@397.6]
    node _T_24 = eq(io_ALUop, UInt<3>("h4")) @[ALUcont.scala 14:54:@398.6]
    node _T_25 = or(_T_22, _T_24) @[ALUcont.scala 14:42:@399.6]
    node _T_28 = eq(io_ALUop, UInt<2>("h3")) @[ALUcont.scala 15:30:@404.8]
    node _T_31 = eq(io_ALUop, UInt<2>("h2")) @[ALUcont.scala 17:30:@409.10]
    node _T_33 = cat(UInt<2>("h2"), io_func3) @[Cat.scala 30:58:@411.12]
    node _GEN_0 = validif(_T_31, _T_33) @[ALUcont.scala 17:43:@410.10]
    node _GEN_1 = mux(_T_28, UInt<5>("h1f"), _GEN_0) @[ALUcont.scala 15:43:@405.8]
    node _GEN_2 = mux(_T_25, UInt<1>("h0"), _GEN_1) @[ALUcont.scala 14:66:@400.6]
    node _GEN_3 = mux(_T_17, _T_20, _GEN_2) @[ALUcont.scala 13:61:@391.4]
    io_ALUcont <= _GEN_3 @[ALUcont.scala 13:74:@394.6 ALUcont.scala 14:79:@401.8 ALUcont.scala 15:56:@406.10 ALUcont.scala 17:56:@412.12]

  module jalr : @[:@418.2]
    input clock : Clock @[:@419.4]
    input reset : UInt<1> @[:@420.4]
    input io_a : UInt<32> @[:@421.4]
    input io_b : UInt<32> @[:@421.4]
    output io_o : UInt<32> @[:@421.4]
  
    node _T_11 = add(io_a, io_b) @[jalr.scala 10:24:@423.4]
    node add = tail(_T_11, 1) @[jalr.scala 10:24:@424.4]
    node _T_13 = and(add, UInt<32>("hfffffffe")) @[jalr.scala 11:21:@425.4]
    io_o <= _T_13 @[jalr.scala 11:14:@426.4]

  module Alu : @[:@428.2]
    input clock : Clock @[:@429.4]
    input reset : UInt<1> @[:@430.4]
    input io_AluControl : UInt<5> @[:@431.4]
    input io_in1 : SInt<32> @[:@431.4]
    input io_in2 : SInt<32> @[:@431.4]
    output io_Branch : UInt<1> @[:@431.4]
    output io_out : SInt<32> @[:@431.4]
  
    node _T_16 = eq(io_AluControl, UInt<1>("h0")) @[Alu.scala 15:29:@433.4]
    node _T_17 = add(io_in1, io_in2) @[Alu.scala 15:62:@435.6]
    node _T_18 = tail(_T_17, 1) @[Alu.scala 15:62:@436.6]
    node _T_19 = asSInt(_T_18) @[Alu.scala 15:62:@437.6]
    node _T_21 = eq(io_AluControl, UInt<1>("h1")) @[Alu.scala 17:34:@441.6]
    node _T_22 = bits(io_in2, 4, 0) @[Alu.scala 17:76:@443.8]
    node _T_23 = dshl(io_in1, _T_22) @[Alu.scala 17:67:@444.8]
    node _T_25 = eq(io_AluControl, UInt<3>("h4")) @[Alu.scala 19:34:@448.8]
    node _T_26 = xor(io_in1, io_in2) @[Alu.scala 19:67:@450.10]
    node _T_27 = asSInt(_T_26) @[Alu.scala 19:67:@451.10]
    node _T_29 = eq(io_AluControl, UInt<3>("h5")) @[Alu.scala 21:34:@455.10]
    node _T_31 = eq(io_AluControl, UInt<4>("hd")) @[Alu.scala 21:66:@456.10]
    node _T_32 = or(_T_29, _T_31) @[Alu.scala 21:49:@457.10]
    node _T_33 = bits(io_in2, 4, 0) @[Alu.scala 21:108:@459.12]
    node _T_34 = dshr(io_in1, _T_33) @[Alu.scala 21:99:@460.12]
    node _T_36 = eq(io_AluControl, UInt<3>("h6")) @[Alu.scala 23:34:@464.12]
    node _T_37 = or(io_in1, io_in2) @[Alu.scala 23:67:@466.14]
    node _T_38 = asSInt(_T_37) @[Alu.scala 23:67:@467.14]
    node _T_40 = eq(io_AluControl, UInt<3>("h7")) @[Alu.scala 25:34:@471.14]
    node _T_41 = and(io_in1, io_in2) @[Alu.scala 25:67:@473.16]
    node _T_42 = asSInt(_T_41) @[Alu.scala 25:67:@474.16]
    node _T_44 = eq(io_AluControl, UInt<4>("h8")) @[Alu.scala 27:34:@478.16]
    node _T_45 = sub(io_in1, io_in2) @[Alu.scala 27:67:@480.18]
    node _T_46 = tail(_T_45, 1) @[Alu.scala 27:67:@481.18]
    node _T_47 = asSInt(_T_46) @[Alu.scala 27:67:@482.18]
    node _T_49 = eq(io_AluControl, UInt<4>("h8")) @[Alu.scala 29:34:@486.18]
    node _T_51 = eq(io_AluControl, UInt<5>("h15")) @[Alu.scala 31:34:@491.20]
    node _T_52 = geq(io_in1, io_in2) @[Alu.scala 32:30:@493.22]
    node _GEN_0 = mux(_T_52, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 32:40:@494.22]
    node _T_56 = eq(io_AluControl, UInt<5>("h17")) @[Alu.scala 35:34:@502.22]
    node _T_57 = asUInt(io_in1) @[Alu.scala 36:30:@504.24]
    node _T_58 = asUInt(io_in2) @[Alu.scala 36:47:@505.24]
    node _T_59 = geq(_T_57, _T_58) @[Alu.scala 36:37:@506.24]
    node _GEN_1 = mux(_T_59, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 36:54:@507.24]
    node _T_63 = eq(io_AluControl, UInt<2>("h3")) @[Alu.scala 39:34:@515.24]
    node _T_65 = eq(io_AluControl, UInt<5>("h16")) @[Alu.scala 39:66:@516.24]
    node _T_66 = or(_T_63, _T_65) @[Alu.scala 39:49:@517.24]
    node _T_67 = asUInt(io_in1) @[Alu.scala 40:30:@519.26]
    node _T_68 = asUInt(io_in2) @[Alu.scala 40:46:@520.26]
    node _T_69 = lt(_T_67, _T_68) @[Alu.scala 40:37:@521.26]
    node _GEN_2 = mux(_T_69, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 40:53:@522.26]
    node _T_73 = eq(io_AluControl, UInt<5>("h10")) @[Alu.scala 43:34:@530.26]
    node _T_74 = eq(io_in1, io_in2) @[Alu.scala 44:30:@532.28]
    node _GEN_3 = mux(_T_74, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 44:41:@533.28]
    node _T_78 = eq(io_AluControl, UInt<2>("h2")) @[Alu.scala 47:34:@541.28]
    node _T_80 = eq(io_AluControl, UInt<5>("h14")) @[Alu.scala 47:66:@542.28]
    node _T_81 = or(_T_78, _T_80) @[Alu.scala 47:49:@543.28]
    node _T_82 = lt(io_in1, io_in2) @[Alu.scala 48:30:@545.30]
    node _GEN_4 = mux(_T_82, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 48:39:@546.30]
    node _T_86 = eq(io_AluControl, UInt<5>("h11")) @[Alu.scala 51:34:@554.30]
    node _T_87 = neq(io_in1, io_in2) @[Alu.scala 52:30:@556.32]
    node _GEN_5 = mux(_T_87, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 52:40:@557.32]
    node _GEN_6 = validif(_T_86, _GEN_5) @[Alu.scala 51:49:@555.30]
    node _GEN_7 = mux(_T_81, _GEN_4, _GEN_6) @[Alu.scala 47:81:@544.28]
    node _GEN_8 = mux(_T_73, _GEN_3, _GEN_7) @[Alu.scala 43:49:@531.26]
    node _GEN_9 = mux(_T_66, _GEN_2, _GEN_8) @[Alu.scala 39:81:@518.24]
    node _GEN_10 = mux(_T_56, _GEN_1, _GEN_9) @[Alu.scala 35:49:@503.22]
    node _GEN_11 = mux(_T_51, _GEN_0, _GEN_10) @[Alu.scala 31:49:@492.20]
    node _GEN_12 = mux(_T_49, io_in1, _GEN_11) @[Alu.scala 29:49:@487.18]
    node _GEN_13 = mux(_T_44, _T_47, _GEN_12) @[Alu.scala 27:49:@479.16]
    node _GEN_14 = mux(_T_40, _T_42, _GEN_13) @[Alu.scala 25:49:@472.14]
    node _GEN_15 = mux(_T_36, _T_38, _GEN_14) @[Alu.scala 23:49:@465.12]
    node _GEN_16 = mux(_T_32, _T_34, _GEN_15) @[Alu.scala 21:81:@458.10]
    node _GEN_17 = mux(_T_25, _T_27, _GEN_16) @[Alu.scala 19:49:@449.8]
    node _GEN_18 = mux(_T_21, _T_23, _GEN_17) @[Alu.scala 17:49:@442.6]
    node _GEN_19 = mux(_T_16, _T_19, _GEN_18) @[Alu.scala 15:44:@434.4]
    node _T_91 = eq(io_out, asSInt(UInt<2>("h1"))) @[Alu.scala 57:22:@567.4]
    node _T_92 = bits(io_AluControl, 4, 3) @[Alu.scala 57:46:@568.4]
    node _T_94 = eq(_T_92, UInt<2>("h2")) @[Alu.scala 57:52:@569.4]
    node _T_95 = and(_T_91, _T_94) @[Alu.scala 57:30:@570.4]
    node _GEN_20 = mux(_T_95, UInt<1>("h1"), UInt<1>("h0")) @[Alu.scala 57:64:@571.4]
    io_Branch <= _GEN_20 @[Alu.scala 57:75:@572.6 Alu.scala 58:31:@575.6]
    io_out <= asSInt(bits(_GEN_19, 31, 0)) @[Alu.scala 15:52:@438.6 Alu.scala 17:57:@445.8 Alu.scala 19:57:@452.10 Alu.scala 21:89:@461.12 Alu.scala 23:57:@468.14 Alu.scala 25:57:@475.16 Alu.scala 27:57:@483.18 Alu.scala 29:57:@488.20 Alu.scala 32:48:@495.24 Alu.scala 33:36:@498.24 Alu.scala 36:62:@508.26 Alu.scala 37:36:@511.26 Alu.scala 40:61:@523.28 Alu.scala 41:36:@526.28 Alu.scala 44:49:@534.30 Alu.scala 45:36:@537.30 Alu.scala 48:47:@547.32 Alu.scala 49:36:@550.32 Alu.scala 52:48:@558.34 Alu.scala 53:36:@561.34]

  module datamem : @[:@578.2]
    input clock : Clock @[:@579.4]
    input reset : UInt<1> @[:@580.4]
    input io_load : UInt<1> @[:@581.4]
    input io_store : UInt<1> @[:@581.4]
    input io_address : UInt<8> @[:@581.4]
    input io_storeData : SInt<32> @[:@581.4]
    output io_dataOut : SInt<32> @[:@581.4]
  
    mem mem : @[datamem.scala 13:22:@583.4]
      data-type => SInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_19
      writer => _T_22
      read-under-write => undefined
    node _T_18 = eq(io_load, UInt<1>("h1")) @[datamem.scala 14:22:@584.4]
    node _GEN_0 = validif(_T_18, io_address) @[datamem.scala 14:30:@585.4]
    node _GEN_1 = validif(_T_18, clock) @[datamem.scala 14:30:@585.4]
    node _GEN_2 = mux(_T_18, UInt<1>("h1"), UInt<1>("h0")) @[datamem.scala 14:30:@585.4]
    node _GEN_3 = validif(_T_18, mem._T_19.data) @[datamem.scala 14:30:@585.4]
    node _T_21 = eq(io_store, UInt<1>("h1")) @[datamem.scala 19:23:@592.4]
    node _GEN_4 = validif(_T_21, io_address) @[datamem.scala 19:31:@593.4]
    node _GEN_5 = validif(_T_21, clock) @[datamem.scala 19:31:@593.4]
    node _GEN_6 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[datamem.scala 19:31:@593.4]
    node _GEN_7 = validif(_T_21, UInt<1>("h1")) @[datamem.scala 19:31:@593.4]
    node _GEN_8 = validif(_T_21, io_storeData) @[datamem.scala 19:31:@593.4]
    node _GEN_9 = validif(_T_21, _GEN_3) @[datamem.scala 19:31:@593.4]
    io_dataOut <= _GEN_9 @[datamem.scala 15:28:@587.6]
    mem._T_19.addr <= _GEN_0 @[datamem.scala 15:34:@586.6]
    mem._T_19.en <= _GEN_2 @[datamem.scala 13:22:@583.4 datamem.scala 15:34:@586.6]
    mem._T_19.clk <= _GEN_1 @[datamem.scala 15:34:@586.6]
    mem._T_22.addr <= _GEN_4 @[datamem.scala 20:20:@594.6]
    mem._T_22.en <= _GEN_6 @[datamem.scala 13:22:@583.4 datamem.scala 20:20:@594.6]
    mem._T_22.clk <= _GEN_5 @[datamem.scala 20:20:@594.6]
    mem._T_22.data <= _GEN_8 @[datamem.scala 20:33:@595.6]
    mem._T_22.mask <= _GEN_7 @[datamem.scala 20:20:@594.6 datamem.scala 20:33:@595.6]

  module top : @[:@601.2]
    input clock : Clock @[:@602.4]
    input reset : UInt<1> @[:@603.4]
    output io_output : SInt<32> @[:@604.4]
  
    inst pc of pc @[top.scala 9:25:@606.4]
    inst insmem of insmem @[top.scala 10:29:@609.4]
    inst control of Control @[top.scala 11:30:@612.4]
    inst immediategen of ImmGen @[top.scala 12:35:@615.4]
    inst regfile of registerfile @[top.scala 13:30:@618.4]
    inst alucontrol of ALUcont @[top.scala 14:33:@621.4]
    inst jalr of jalr @[top.scala 15:27:@624.4]
    inst alu of Alu @[top.scala 16:26:@627.4]
    inst dataMem of datamem @[top.scala 17:29:@630.4]
    node _T_7 = bits(pc.io_pcout, 11, 2) @[top.scala 21:41:@634.4]
    node _T_8 = bits(insmem.io_data, 6, 0) @[top.scala 23:44:@636.4]
    node _T_9 = bits(insmem.io_data, 11, 7) @[top.scala 29:40:@641.4]
    node _T_10 = bits(insmem.io_data, 19, 15) @[top.scala 30:42:@643.4]
    node _T_11 = bits(insmem.io_data, 24, 20) @[top.scala 31:42:@645.4]
    node _T_12 = bits(insmem.io_data, 14, 12) @[top.scala 34:45:@648.4]
    node _T_13 = bits(insmem.io_data, 30, 30) @[top.scala 35:45:@650.4]
    node _T_15 = eq(control.io_OpB, UInt<1>("h1")) @[top.scala 37:30:@652.4]
    node _T_16 = asUInt(alu.io_in2) @[top.scala 37:64:@654.6]
    node _GEN_0 = validif(_T_15, _T_16) @[top.scala 37:38:@653.4]
    node _T_17 = asUInt(regfile.io_rs1) @[top.scala 40:37:@660.4]
    node _T_19 = eq(control.io_OpA, UInt<1>("h0")) @[top.scala 44:30:@663.4]
    node _T_21 = eq(control.io_OpA, UInt<2>("h2")) @[top.scala 45:34:@668.6]
    node _T_22 = asSInt(pc.io_pc4) @[top.scala 45:66:@670.8]
    node _T_24 = eq(control.io_OpA, UInt<2>("h3")) @[top.scala 46:34:@674.8]
    node _GEN_1 = validif(_T_24, regfile.io_rs1) @[top.scala 46:42:@675.8]
    node _GEN_2 = mux(_T_21, _T_22, _GEN_1) @[top.scala 45:42:@669.6]
    node _GEN_3 = mux(_T_19, regfile.io_rs1, _GEN_2) @[top.scala 44:38:@664.4]
    node _T_26 = eq(control.io_OpB, UInt<1>("h0")) @[top.scala 50:29:@681.4]
    node _T_28 = eq(control.io_OpB, UInt<1>("h1")) @[top.scala 51:34:@686.6]
    node _T_30 = eq(control.io_ExtSel, UInt<1>("h0")) @[top.scala 51:67:@688.8]
    node _T_32 = eq(control.io_ExtSel, UInt<1>("h1")) @[top.scala 52:74:@693.10]
    node _T_34 = eq(control.io_ExtSel, UInt<2>("h2")) @[top.scala 53:74:@698.12]
    node _GEN_4 = validif(_T_34, immediategen.io_s_imm) @[top.scala 53:82:@699.12]
    node _GEN_5 = mux(_T_32, immediategen.io_u_imm, _GEN_4) @[top.scala 52:82:@694.10]
    node _GEN_6 = mux(_T_30, immediategen.io_i_imm, _GEN_5) @[top.scala 51:75:@689.8]
    node _GEN_7 = validif(_T_28, _GEN_6) @[top.scala 51:42:@687.6]
    node _GEN_8 = mux(_T_26, regfile.io_rs2, _GEN_7) @[top.scala 50:37:@682.4]
    node andgate = and(alu.io_Branch, control.io_Branch) @[top.scala 59:37:@709.4]
    node _T_36 = eq(control.io_NextPc, UInt<1>("h0")) @[top.scala 60:33:@710.4]
    node _T_38 = eq(control.io_NextPc, UInt<1>("h1")) @[top.scala 61:37:@715.6]
    node _T_40 = eq(andgate, UInt<1>("h0")) @[top.scala 62:32:@717.8]
    node _T_42 = eq(andgate, UInt<1>("h1")) @[top.scala 63:36:@722.10]
    node _T_43 = asUInt(immediategen.io_sb_imm) @[top.scala 63:83:@724.12]
    node _GEN_9 = validif(_T_42, _T_43) @[top.scala 63:44:@723.10]
    node _GEN_10 = mux(_T_40, pc.io_pc4, _GEN_9) @[top.scala 62:40:@718.8]
    node _T_45 = eq(control.io_NextPc, UInt<2>("h2")) @[top.scala 66:38:@732.8]
    node _T_46 = asUInt(immediategen.io_uj_imm) @[top.scala 66:85:@734.10]
    node _T_48 = eq(control.io_NextPc, UInt<2>("h3")) @[top.scala 67:37:@738.10]
    node _GEN_11 = validif(_T_48, jalr.io_o) @[top.scala 67:45:@739.10]
    node _GEN_12 = mux(_T_45, _T_46, _GEN_11) @[top.scala 66:46:@733.8]
    node _GEN_13 = mux(_T_38, _GEN_10, _GEN_12) @[top.scala 61:45:@716.6]
    node _GEN_14 = mux(_T_36, pc.io_pc4, _GEN_13) @[top.scala 60:41:@711.4]
    node _T_49 = bits(alu.io_out, 9, 2) @[top.scala 71:42:@745.4]
    node _T_51 = eq(control.io_MemtoReg, UInt<1>("h0")) @[top.scala 75:34:@750.4]
    node _T_53 = eq(control.io_OpB, UInt<1>("h1")) @[top.scala 77:35:@755.6]
    node _GEN_15 = validif(_T_53, dataMem.io_dataOut) @[top.scala 77:43:@756.6]
    node _GEN_16 = mux(_T_51, alu.io_out, _GEN_15) @[top.scala 75:42:@751.4]
    io_output <= alu.io_out @[top.scala 104:19:@762.4]
    pc.clock <= clock @[:@607.4]
    pc.reset <= reset @[:@608.4]
    pc.io_input <= _GEN_14 @[top.scala 19:21:@633.4 top.scala 60:54:@712.6 top.scala 62:54:@719.10 top.scala 63:57:@725.12 top.scala 66:59:@735.10 top.scala 67:57:@740.12]
    insmem.clock <= clock @[:@610.4]
    insmem.reset <= reset @[:@611.4]
    insmem.io_address <= _T_7 @[top.scala 21:27:@635.4]
    control.clock <= clock @[:@613.4]
    control.reset <= reset @[:@614.4]
    control.io_opcode <= _T_8 @[top.scala 23:27:@637.4]
    immediategen.clock <= clock @[:@616.4]
    immediategen.reset <= reset @[:@617.4]
    immediategen.io_instruction <= insmem.io_data @[top.scala 26:37:@639.4]
    immediategen.io_pc <= pc.io_pcout @[top.scala 25:28:@638.4]
    regfile.clock <= clock @[:@619.4]
    regfile.reset <= reset @[:@620.4]
    regfile.io_regwrite <= control.io_RegWrite @[top.scala 28:29:@640.4]
    regfile.io_rd <= _T_9 @[top.scala 29:23:@642.4]
    regfile.io_rs1s <= _T_10 @[top.scala 30:25:@644.4]
    regfile.io_rs2s <= _T_11 @[top.scala 31:25:@646.4]
    regfile.io_writedata <= _GEN_16 @[top.scala 76:38:@752.6 top.scala 78:38:@757.8]
    alucontrol.clock <= clock @[:@622.4]
    alucontrol.reset <= reset @[:@623.4]
    alucontrol.io_ALUop <= control.io_AluOp @[top.scala 33:29:@647.4]
    alucontrol.io_func3 <= _T_12 @[top.scala 34:29:@649.4]
    alucontrol.io_func7 <= _T_13 @[top.scala 35:29:@651.4]
    jalr.clock <= clock @[:@625.4]
    jalr.reset <= reset @[:@626.4]
    jalr.io_a <= _GEN_0 @[top.scala 37:50:@655.6]
    jalr.io_b <= _T_17 @[top.scala 40:19:@661.4]
    alu.clock <= clock @[:@628.4]
    alu.reset <= reset @[:@629.4]
    alu.io_AluControl <= alucontrol.io_ALUcont @[top.scala 42:27:@662.4]
    alu.io_in1 <= _GEN_3 @[top.scala 44:50:@665.6 top.scala 45:54:@671.8 top.scala 46:54:@676.10]
    alu.io_in2 <= _GEN_8 @[top.scala 50:49:@683.6 top.scala 51:87:@690.10 top.scala 52:94:@695.12 top.scala 53:94:@700.14]
    dataMem.clock <= clock @[:@631.4]
    dataMem.reset <= reset @[:@632.4]
    dataMem.io_load <= control.io_MemRead @[top.scala 74:25:@749.4]
    dataMem.io_store <= control.io_MemWrite @[top.scala 73:26:@748.4]
    dataMem.io_address <= _T_49 @[top.scala 71:28:@746.4]
    dataMem.io_storeData <= regfile.io_rs2 @[top.scala 72:30:@747.4]
