#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 10:07:57 2020
# Process ID: 8112
# Current directory: D:/A08/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18856 D:\A08\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: D:/A08/ADC-Interface/ADC_Demo/vivado.log
# Journal file: D:/A08/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP', nor could it be found using path 'D:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/A08/ADC-Interface/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.3) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_1' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_1' (customized with software release 2018.3) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.773 ; gain = 424.996
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
set_property  ip_repo_paths  {d:/IP_Core/HDMI-IP/IP/RGB2DVI_IP d:/A08/ADC-Interface/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP D:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/A08/ADC-Interface/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP'.
export_ip_user_files -of_objects  [get_files D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2dvi_1 D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci
INFO: [Project 1-386] Moving file 'D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci' from fileset 'rgb2dvi_1' to fileset 'sources_1'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 10:11:16 2020] Launched impl_1...
Run output will be captured here: D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1557.801 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1557.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1680.414 ; gain = 609.156
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:13:56 2020...
