// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module uz_FOC_sample_pow_generic_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] base_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_ce0;
wire   [55:0] pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0;
wire   [51:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0;
wire   [48:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0;
wire   [43:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;
wire   [8:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [26:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [4:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [22:0] p_Repl2_s_fu_373_p1;
reg   [22:0] p_Repl2_s_reg_1438;
wire   [0:0] x_is_p1_fu_411_p2;
reg   [0:0] x_is_p1_reg_1444;
reg   [0:0] x_is_p1_reg_1444_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_1444_pp0_iter14_reg;
wire   [0:0] x_is_NaN_fu_429_p2;
reg   [0:0] x_is_NaN_reg_1450;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter1_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter2_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter3_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter4_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter5_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter6_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter7_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter8_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter9_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter10_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter11_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter12_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter13_reg;
reg   [0:0] x_is_NaN_reg_1450_pp0_iter14_reg;
wire   [0:0] x_is_0_fu_435_p2;
reg   [0:0] x_is_0_reg_1455;
reg   [0:0] x_is_0_reg_1455_pp0_iter1_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter2_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter3_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter4_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter5_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter6_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter7_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter8_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter9_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter10_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter11_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter12_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter13_reg;
reg   [0:0] x_is_0_reg_1455_pp0_iter14_reg;
wire   [0:0] or_ln407_1_fu_447_p2;
reg   [0:0] or_ln407_1_reg_1460;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter1_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter2_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter3_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter4_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter5_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter6_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter7_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter8_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter9_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter10_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter11_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter12_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter13_reg;
reg   [0:0] or_ln407_1_reg_1460_pp0_iter14_reg;
wire   [0:0] or_ln407_2_fu_453_p2;
reg   [0:0] or_ln407_2_reg_1465;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter1_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter2_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter3_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter4_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter5_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter6_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter7_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter8_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter9_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter10_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter11_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter12_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter13_reg;
reg   [0:0] or_ln407_2_reg_1465_pp0_iter14_reg;
wire   [0:0] p_Result_s_fu_459_p3;
reg   [0:0] p_Result_s_reg_1471;
wire   [8:0] b_exp_2_fu_483_p3;
reg   [8:0] b_exp_2_reg_1476;
reg   [8:0] b_exp_2_reg_1476_pp0_iter1_reg;
reg   [8:0] b_exp_2_reg_1476_pp0_iter2_reg;
reg   [8:0] b_exp_2_reg_1476_pp0_iter3_reg;
reg   [8:0] b_exp_2_reg_1476_pp0_iter4_reg;
reg   [8:0] b_exp_2_reg_1476_pp0_iter5_reg;
reg  signed [8:0] b_exp_2_reg_1476_pp0_iter6_reg;
reg   [55:0] log_sum_V_reg_1496;
reg   [55:0] log_sum_V_reg_1496_pp0_iter2_reg;
reg   [55:0] log_sum_V_reg_1496_pp0_iter3_reg;
reg   [55:0] log_sum_V_reg_1496_pp0_iter4_reg;
reg   [55:0] log_sum_V_reg_1496_pp0_iter5_reg;
wire   [3:0] a_fu_535_p4;
reg   [3:0] a_reg_1506;
reg   [40:0] z2_V_reg_1511;
reg   [5:0] a_1_reg_1517;
reg   [34:0] tmp_14_reg_1523;
reg   [43:0] z3_V_reg_1533;
wire   [5:0] a_2_fu_732_p4;
reg   [5:0] a_2_reg_1544;
reg   [37:0] tmp_15_reg_1549;
wire   [55:0] log_sum_V_1_fu_842_p2;
reg   [55:0] log_sum_V_1_reg_1559;
reg   [38:0] tmp_16_reg_1564;
reg   [22:0] tmp_17_reg_1569;
wire   [63:0] ret_V_9_fu_948_p2;
reg   [63:0] ret_V_9_reg_1574;
reg   [63:0] ret_V_9_reg_1574_pp0_iter8_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter9_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter10_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter11_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter12_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter13_reg;
reg   [63:0] ret_V_9_reg_1574_pp0_iter14_reg;
reg   [0:0] p_Result_16_reg_1579;
reg   [0:0] p_Result_16_reg_1579_pp0_iter8_reg;
reg   [26:0] trunc_ln7_reg_1589;
reg   [26:0] trunc_ln7_reg_1589_pp0_iter8_reg;
reg   [26:0] trunc_ln7_reg_1589_pp0_iter9_reg;
wire  signed [9:0] r_exp_V_fu_1036_p3;
reg  signed [9:0] r_exp_V_reg_1599;
reg  signed [9:0] r_exp_V_reg_1599_pp0_iter11_reg;
reg  signed [9:0] r_exp_V_reg_1599_pp0_iter12_reg;
reg  signed [9:0] r_exp_V_reg_1599_pp0_iter13_reg;
reg  signed [9:0] r_exp_V_reg_1599_pp0_iter14_reg;
reg   [8:0] m_diff_hi_V_reg_1605;
wire   [17:0] m_diff_lo_V_fu_1079_p1;
reg   [17:0] m_diff_lo_V_reg_1610;
reg   [17:0] exp_Z1P_m_1_V_reg_1625;
reg   [26:0] exp_Z1_V_reg_1630;
reg   [26:0] exp_Z1_V_reg_1630_pp0_iter13_reg;
reg   [26:0] exp_Z1_V_reg_1630_pp0_iter14_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln492_fu_491_p1;
wire   [63:0] zext_ln492_1_fu_656_p1;
wire   [63:0] zext_ln492_2_fu_728_p1;
wire   [63:0] zext_ln492_5_fu_752_p1;
wire   [63:0] zext_ln492_4_fu_1093_p1;
wire   [63:0] zext_ln492_3_fu_1098_p1;
wire   [31:0] p_Val2_s_fu_351_p1;
wire   [7:0] p_Repl2_3_fu_363_p4;
wire   [8:0] zext_ln340_fu_377_p1;
wire   [8:0] b_exp_fu_381_p2;
wire   [0:0] icmp_ln369_fu_387_p2;
wire   [0:0] icmp_ln828_fu_393_p2;
wire   [0:0] p_Result_14_fu_355_p3;
wire   [0:0] x_is_1_fu_399_p2;
wire   [0:0] xor_ln964_fu_405_p2;
wire   [0:0] icmp_ln376_fu_417_p2;
wire   [0:0] icmp_ln18_fu_423_p2;
wire   [0:0] x_is_inf_fu_441_p2;
wire   [8:0] b_exp_1_fu_477_p2;
wire   [5:0] index0_V_fu_467_p4;
wire   [23:0] b_frac_fu_506_p3;
wire   [24:0] zext_ln1287_1_fu_513_p1;
wire   [24:0] p_Result_15_fu_497_p4;
wire  signed [24:0] grp_fu_1406_p2;
wire   [42:0] sf_fu_554_p4;
wire   [0:0] tmp_37_fu_547_p3;
wire   [43:0] tmp_13_fu_563_p4;
wire   [43:0] zext_ln1287_fu_572_p1;
wire   [20:0] trunc_ln657_fu_544_p1;
wire   [42:0] lhs_V_1_fu_584_p3;
wire   [43:0] select_ln1287_fu_576_p3;
wire   [43:0] zext_ln1146_fu_592_p1;
wire   [38:0] z1_V_fu_528_p3;
wire   [3:0] r_V_7_fu_610_p0;
wire   [38:0] r_V_7_fu_610_p1;
wire   [42:0] r_V_7_fu_610_p2;
wire   [43:0] ret_V_14_fu_596_p2;
wire   [43:0] zext_ln1147_fu_616_p1;
wire   [43:0] ret_V_3_fu_620_p2;
wire   [48:0] lhs_V_3_fu_667_p3;
wire   [48:0] eZ_V_fu_660_p3;
wire   [49:0] zext_ln657_fu_678_p1;
wire   [49:0] zext_ln1146_1_fu_674_p1;
wire   [5:0] r_V_fu_694_p0;
wire   [40:0] r_V_fu_694_p1;
wire   [46:0] r_V_fu_694_p2;
wire   [47:0] rhs_V_2_fu_700_p3;
wire   [49:0] ret_V_15_fu_682_p2;
wire   [49:0] zext_ln1147_1_fu_708_p1;
wire   [49:0] ret_V_5_fu_712_p2;
wire   [61:0] lhs_V_5_fu_775_p3;
wire   [56:0] eZ_V_1_fu_768_p3;
wire   [62:0] zext_ln657_1_fu_786_p1;
wire   [62:0] zext_ln1146_2_fu_782_p1;
wire   [5:0] r_V_3_fu_799_p0;
wire   [43:0] r_V_3_fu_799_p1;
wire   [49:0] r_V_3_fu_799_p2;
wire   [55:0] rhs_V_4_fu_805_p3;
wire   [62:0] ret_V_16_fu_790_p2;
wire   [62:0] zext_ln1147_2_fu_813_p1;
wire   [55:0] zext_ln163_fu_757_p1;
wire   [49:0] zext_ln163_2_fu_823_p1;
wire   [49:0] zext_ln163_1_fu_761_p1;
wire   [49:0] add_ln657_1_fu_832_p2;
wire   [55:0] add_ln657_fu_827_p2;
wire   [55:0] zext_ln657_2_fu_838_p1;
wire   [62:0] ret_V_7_fu_817_p2;
wire   [44:0] Elog2_V_fu_871_p1;
wire   [22:0] r_V_8_fu_880_p0;
wire   [45:0] zext_ln1072_4_fu_877_p1;
wire   [22:0] r_V_8_fu_880_p1;
wire   [45:0] r_V_8_fu_880_p2;
wire   [62:0] lhs_V_fu_896_p3;
wire   [44:0] rhs_V_5_fu_886_p4;
wire   [63:0] zext_ln1147_3_fu_903_p1;
wire   [63:0] zext_ln1147_4_fu_907_p1;
wire   [63:0] ret_V_fu_911_p2;
wire   [51:0] Elog2_V_fu_871_p2;
wire  signed [63:0] sext_ln1146_fu_935_p1;
wire   [63:0] lhs_V_7_fu_927_p3;
wire   [39:0] trunc_ln_fu_917_p4;
wire  signed [63:0] sext_ln1146_1_fu_944_p1;
wire   [63:0] ret_V_8_fu_938_p2;
wire  signed [12:0] m_fix_hi_V_fu_954_p4;
wire  signed [15:0] rhs_V_6_fu_986_p3;
wire  signed [24:0] grp_fu_1418_p3;
wire   [14:0] trunc_ln805_fu_1013_p1;
wire   [9:0] p_Result_cast_fu_997_p4;
wire   [0:0] icmp_ln805_fu_1016_p2;
wire   [9:0] add_ln649_fu_1022_p2;
wire   [0:0] p_Result_9_fu_1006_p3;
wire   [9:0] select_ln804_fu_1028_p3;
wire   [35:0] mul_ln1069_fu_1048_p2;
wire   [26:0] trunc_ln657_1_fu_1054_p4;
wire   [26:0] m_diff_fu_1064_p2;
wire   [4:0] Z2_ind_V_fu_1083_p4;
wire   [18:0] zext_ln657_4_fu_1105_p1;
wire   [18:0] zext_ln657_3_fu_1102_p1;
wire   [18:0] ret_V_11_fu_1109_p2;
wire   [17:0] exp_Z1_hi_V_fu_1125_p4;
wire   [0:0] or_ln407_fu_1142_p2;
wire   [31:0] select_ln407_fu_1146_p3;
wire   [31:0] select_ln407_1_fu_1153_p3;
wire   [31:0] select_ln407_2_fu_1161_p3;
wire   [26:0] ret_V_12_fu_1179_p2;
wire   [35:0] grp_fu_1429_p2;
wire   [25:0] trunc_ln1146_fu_1198_p1;
wire   [24:0] trunc_ln1146_2_fu_1213_p1;
wire   [43:0] zext_ln1146_3_fu_1192_p1;
wire   [43:0] lhs_V_11_fu_1184_p3;
wire   [41:0] trunc_ln1146_1_fu_1217_p3;
wire   [41:0] zext_ln1146_5_fu_1210_p1;
wire   [42:0] trunc_ln8_fu_1202_p3;
wire   [42:0] zext_ln1146_4_fu_1195_p1;
wire   [43:0] ret_V_13_fu_1225_p2;
wire   [0:0] tmp_40_fu_1243_p3;
wire   [9:0] r_exp_V_1_fu_1251_p2;
wire   [9:0] r_exp_V_2_fu_1256_p3;
wire   [2:0] tmp_41_fu_1263_p4;
wire   [0:0] tmp_42_fu_1279_p3;
wire   [42:0] add_ln1146_2_fu_1237_p2;
wire   [41:0] add_ln1146_1_fu_1231_p2;
wire   [22:0] tmp_fu_1300_p4;
wire   [22:0] tmp_s_fu_1310_p4;
wire   [7:0] trunc_ln170_fu_1328_p1;
wire   [7:0] out_exp_fu_1332_p2;
wire   [22:0] tmp_V_fu_1320_p3;
wire   [31:0] p_Result_13_fu_1338_p4;
wire   [0:0] or_ln407_3_fu_1168_p2;
wire   [0:0] icmp_ln844_fu_1273_p2;
wire   [0:0] xor_ln407_fu_1352_p2;
wire   [0:0] and_ln657_fu_1358_p2;
wire   [31:0] select_ln658_fu_1286_p3;
wire   [31:0] bitcast_ln350_fu_1348_p1;
wire   [31:0] select_ln407_3_fu_1172_p3;
wire   [31:0] select_ln657_fu_1364_p3;
wire   [0:0] or_ln657_fu_1380_p2;
wire   [0:0] icmp_ln848_fu_1294_p2;
wire   [0:0] xor_ln657_fu_1386_p2;
wire   [0:0] and_ln848_fu_1392_p2;
wire   [31:0] select_ln407_4_fu_1372_p3;
wire   [5:0] grp_fu_1406_p0;
wire  signed [24:0] grp_fu_1406_p1;
wire   [12:0] grp_fu_1418_p1;
wire   [17:0] grp_fu_1429_p0;
wire   [17:0] grp_fu_1429_p1;
reg    grp_fu_1406_ce;
reg    grp_fu_1418_ce;
reg    grp_fu_1429_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to14;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [24:0] grp_fu_1406_p00;
wire   [35:0] grp_fu_1429_p00;
wire   [35:0] grp_fu_1429_p10;
wire   [49:0] r_V_3_fu_799_p00;
wire   [49:0] r_V_3_fu_799_p10;
wire   [42:0] r_V_7_fu_610_p00;
wire   [42:0] r_V_7_fu_610_p10;
wire   [46:0] r_V_fu_694_p00;
wire   [46:0] r_V_fu_694_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
end

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65cud #(
    .DataWidth( 56 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_dEe #(
    .DataWidth( 52 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_eOg #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_fYi #(
    .DataWidth( 44 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_g8j #(
    .DataWidth( 27 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

uz_FOC_sample_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_hbi #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

uz_FOC_sample_mul_4ns_39ns_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 39 ),
    .dout_WIDTH( 43 ))
mul_4ns_39ns_43_1_1_U1(
    .din0(r_V_7_fu_610_p0),
    .din1(r_V_7_fu_610_p1),
    .dout(r_V_7_fu_610_p2)
);

uz_FOC_sample_mul_6ns_41ns_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 41 ),
    .dout_WIDTH( 47 ))
mul_6ns_41ns_47_1_1_U2(
    .din0(r_V_fu_694_p0),
    .din1(r_V_fu_694_p1),
    .dout(r_V_fu_694_p2)
);

uz_FOC_sample_mul_6ns_44ns_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 50 ))
mul_6ns_44ns_50_1_1_U3(
    .din0(r_V_3_fu_799_p0),
    .din1(r_V_3_fu_799_p1),
    .dout(r_V_3_fu_799_p2)
);

uz_FOC_sample_mul_9s_45ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 52 ))
mul_9s_45ns_52_1_1_U4(
    .din0(b_exp_2_reg_1476_pp0_iter6_reg),
    .din1(Elog2_V_fu_871_p1),
    .dout(Elog2_V_fu_871_p2)
);

uz_FOC_sample_mul_23ns_23ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 46 ))
mul_23ns_23ns_46_1_1_U5(
    .din0(r_V_8_fu_880_p0),
    .din1(r_V_8_fu_880_p1),
    .dout(r_V_8_fu_880_p2)
);

uz_FOC_sample_mul_10s_36s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
mul_10s_36s_36_1_1_U6(
    .din0(r_exp_V_fu_1036_p3),
    .din1(36'd47632711549),
    .dout(mul_ln1069_fu_1048_p2)
);

uz_FOC_sample_mul_mul_6ns_25s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mul_mul_6ns_25s_25_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .din1(grp_fu_1406_p1),
    .ce(grp_fu_1406_ce),
    .dout(grp_fu_1406_p2)
);

uz_FOC_sample_mac_muladd_13s_13ns_16s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 25 ))
mac_muladd_13s_13ns_16s_25_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_954_p4),
    .din1(grp_fu_1418_p1),
    .din2(rhs_V_6_fu_986_p3),
    .ce(grp_fu_1418_ce),
    .dout(grp_fu_1418_p3)
);

uz_FOC_sample_mul_mul_18ns_18ns_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_18ns_18ns_36_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1429_p0),
    .din1(grp_fu_1429_p1),
    .ce(grp_fu_1429_ce),
    .dout(grp_fu_1429_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        a_1_reg_1517 <= {{ret_V_3_fu_620_p2[43:38]}};
        a_2_reg_1544 <= {{ret_V_5_fu_712_p2[49:44]}};
        a_reg_1506 <= {{grp_fu_1406_p2[24:21]}};
        b_exp_2_reg_1476_pp0_iter2_reg <= b_exp_2_reg_1476_pp0_iter1_reg;
        b_exp_2_reg_1476_pp0_iter3_reg <= b_exp_2_reg_1476_pp0_iter2_reg;
        b_exp_2_reg_1476_pp0_iter4_reg <= b_exp_2_reg_1476_pp0_iter3_reg;
        b_exp_2_reg_1476_pp0_iter5_reg <= b_exp_2_reg_1476_pp0_iter4_reg;
        b_exp_2_reg_1476_pp0_iter6_reg <= b_exp_2_reg_1476_pp0_iter5_reg;
        exp_Z1P_m_1_V_reg_1625 <= {{ret_V_11_fu_1109_p2[18:1]}};
        exp_Z1_V_reg_1630 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
        exp_Z1_V_reg_1630_pp0_iter13_reg <= exp_Z1_V_reg_1630;
        exp_Z1_V_reg_1630_pp0_iter14_reg <= exp_Z1_V_reg_1630_pp0_iter13_reg;
        log_sum_V_1_reg_1559 <= log_sum_V_1_fu_842_p2;
        log_sum_V_reg_1496_pp0_iter2_reg <= log_sum_V_reg_1496;
        log_sum_V_reg_1496_pp0_iter3_reg <= log_sum_V_reg_1496_pp0_iter2_reg;
        log_sum_V_reg_1496_pp0_iter4_reg <= log_sum_V_reg_1496_pp0_iter3_reg;
        log_sum_V_reg_1496_pp0_iter5_reg <= log_sum_V_reg_1496_pp0_iter4_reg;
        m_diff_hi_V_reg_1605 <= {{m_diff_fu_1064_p2[26:18]}};
        m_diff_lo_V_reg_1610 <= m_diff_lo_V_fu_1079_p1;
        or_ln407_1_reg_1460_pp0_iter10_reg <= or_ln407_1_reg_1460_pp0_iter9_reg;
        or_ln407_1_reg_1460_pp0_iter11_reg <= or_ln407_1_reg_1460_pp0_iter10_reg;
        or_ln407_1_reg_1460_pp0_iter12_reg <= or_ln407_1_reg_1460_pp0_iter11_reg;
        or_ln407_1_reg_1460_pp0_iter13_reg <= or_ln407_1_reg_1460_pp0_iter12_reg;
        or_ln407_1_reg_1460_pp0_iter14_reg <= or_ln407_1_reg_1460_pp0_iter13_reg;
        or_ln407_1_reg_1460_pp0_iter2_reg <= or_ln407_1_reg_1460_pp0_iter1_reg;
        or_ln407_1_reg_1460_pp0_iter3_reg <= or_ln407_1_reg_1460_pp0_iter2_reg;
        or_ln407_1_reg_1460_pp0_iter4_reg <= or_ln407_1_reg_1460_pp0_iter3_reg;
        or_ln407_1_reg_1460_pp0_iter5_reg <= or_ln407_1_reg_1460_pp0_iter4_reg;
        or_ln407_1_reg_1460_pp0_iter6_reg <= or_ln407_1_reg_1460_pp0_iter5_reg;
        or_ln407_1_reg_1460_pp0_iter7_reg <= or_ln407_1_reg_1460_pp0_iter6_reg;
        or_ln407_1_reg_1460_pp0_iter8_reg <= or_ln407_1_reg_1460_pp0_iter7_reg;
        or_ln407_1_reg_1460_pp0_iter9_reg <= or_ln407_1_reg_1460_pp0_iter8_reg;
        or_ln407_2_reg_1465_pp0_iter10_reg <= or_ln407_2_reg_1465_pp0_iter9_reg;
        or_ln407_2_reg_1465_pp0_iter11_reg <= or_ln407_2_reg_1465_pp0_iter10_reg;
        or_ln407_2_reg_1465_pp0_iter12_reg <= or_ln407_2_reg_1465_pp0_iter11_reg;
        or_ln407_2_reg_1465_pp0_iter13_reg <= or_ln407_2_reg_1465_pp0_iter12_reg;
        or_ln407_2_reg_1465_pp0_iter14_reg <= or_ln407_2_reg_1465_pp0_iter13_reg;
        or_ln407_2_reg_1465_pp0_iter2_reg <= or_ln407_2_reg_1465_pp0_iter1_reg;
        or_ln407_2_reg_1465_pp0_iter3_reg <= or_ln407_2_reg_1465_pp0_iter2_reg;
        or_ln407_2_reg_1465_pp0_iter4_reg <= or_ln407_2_reg_1465_pp0_iter3_reg;
        or_ln407_2_reg_1465_pp0_iter5_reg <= or_ln407_2_reg_1465_pp0_iter4_reg;
        or_ln407_2_reg_1465_pp0_iter6_reg <= or_ln407_2_reg_1465_pp0_iter5_reg;
        or_ln407_2_reg_1465_pp0_iter7_reg <= or_ln407_2_reg_1465_pp0_iter6_reg;
        or_ln407_2_reg_1465_pp0_iter8_reg <= or_ln407_2_reg_1465_pp0_iter7_reg;
        or_ln407_2_reg_1465_pp0_iter9_reg <= or_ln407_2_reg_1465_pp0_iter8_reg;
        p_Result_16_reg_1579 <= ret_V_9_fu_948_p2[32'd63];
        p_Result_16_reg_1579_pp0_iter8_reg <= p_Result_16_reg_1579;
        r_exp_V_reg_1599 <= r_exp_V_fu_1036_p3;
        r_exp_V_reg_1599_pp0_iter11_reg <= r_exp_V_reg_1599;
        r_exp_V_reg_1599_pp0_iter12_reg <= r_exp_V_reg_1599_pp0_iter11_reg;
        r_exp_V_reg_1599_pp0_iter13_reg <= r_exp_V_reg_1599_pp0_iter12_reg;
        r_exp_V_reg_1599_pp0_iter14_reg <= r_exp_V_reg_1599_pp0_iter13_reg;
        ret_V_9_reg_1574 <= ret_V_9_fu_948_p2;
        ret_V_9_reg_1574_pp0_iter10_reg <= ret_V_9_reg_1574_pp0_iter9_reg;
        ret_V_9_reg_1574_pp0_iter11_reg <= ret_V_9_reg_1574_pp0_iter10_reg;
        ret_V_9_reg_1574_pp0_iter12_reg <= ret_V_9_reg_1574_pp0_iter11_reg;
        ret_V_9_reg_1574_pp0_iter13_reg <= ret_V_9_reg_1574_pp0_iter12_reg;
        ret_V_9_reg_1574_pp0_iter14_reg <= ret_V_9_reg_1574_pp0_iter13_reg;
        ret_V_9_reg_1574_pp0_iter8_reg <= ret_V_9_reg_1574;
        ret_V_9_reg_1574_pp0_iter9_reg <= ret_V_9_reg_1574_pp0_iter8_reg;
        tmp_14_reg_1523 <= {{ret_V_3_fu_620_p2[37:3]}};
        tmp_15_reg_1549 <= {{ret_V_5_fu_712_p2[43:6]}};
        tmp_16_reg_1564 <= {{ret_V_7_fu_817_p2[62:24]}};
        tmp_17_reg_1569 <= {{ret_V_7_fu_817_p2[62:40]}};
        trunc_ln7_reg_1589 <= {{ret_V_9_fu_948_p2[54:28]}};
        trunc_ln7_reg_1589_pp0_iter8_reg <= trunc_ln7_reg_1589;
        trunc_ln7_reg_1589_pp0_iter9_reg <= trunc_ln7_reg_1589_pp0_iter8_reg;
        x_is_0_reg_1455_pp0_iter10_reg <= x_is_0_reg_1455_pp0_iter9_reg;
        x_is_0_reg_1455_pp0_iter11_reg <= x_is_0_reg_1455_pp0_iter10_reg;
        x_is_0_reg_1455_pp0_iter12_reg <= x_is_0_reg_1455_pp0_iter11_reg;
        x_is_0_reg_1455_pp0_iter13_reg <= x_is_0_reg_1455_pp0_iter12_reg;
        x_is_0_reg_1455_pp0_iter14_reg <= x_is_0_reg_1455_pp0_iter13_reg;
        x_is_0_reg_1455_pp0_iter2_reg <= x_is_0_reg_1455_pp0_iter1_reg;
        x_is_0_reg_1455_pp0_iter3_reg <= x_is_0_reg_1455_pp0_iter2_reg;
        x_is_0_reg_1455_pp0_iter4_reg <= x_is_0_reg_1455_pp0_iter3_reg;
        x_is_0_reg_1455_pp0_iter5_reg <= x_is_0_reg_1455_pp0_iter4_reg;
        x_is_0_reg_1455_pp0_iter6_reg <= x_is_0_reg_1455_pp0_iter5_reg;
        x_is_0_reg_1455_pp0_iter7_reg <= x_is_0_reg_1455_pp0_iter6_reg;
        x_is_0_reg_1455_pp0_iter8_reg <= x_is_0_reg_1455_pp0_iter7_reg;
        x_is_0_reg_1455_pp0_iter9_reg <= x_is_0_reg_1455_pp0_iter8_reg;
        x_is_NaN_reg_1450_pp0_iter10_reg <= x_is_NaN_reg_1450_pp0_iter9_reg;
        x_is_NaN_reg_1450_pp0_iter11_reg <= x_is_NaN_reg_1450_pp0_iter10_reg;
        x_is_NaN_reg_1450_pp0_iter12_reg <= x_is_NaN_reg_1450_pp0_iter11_reg;
        x_is_NaN_reg_1450_pp0_iter13_reg <= x_is_NaN_reg_1450_pp0_iter12_reg;
        x_is_NaN_reg_1450_pp0_iter14_reg <= x_is_NaN_reg_1450_pp0_iter13_reg;
        x_is_NaN_reg_1450_pp0_iter2_reg <= x_is_NaN_reg_1450_pp0_iter1_reg;
        x_is_NaN_reg_1450_pp0_iter3_reg <= x_is_NaN_reg_1450_pp0_iter2_reg;
        x_is_NaN_reg_1450_pp0_iter4_reg <= x_is_NaN_reg_1450_pp0_iter3_reg;
        x_is_NaN_reg_1450_pp0_iter5_reg <= x_is_NaN_reg_1450_pp0_iter4_reg;
        x_is_NaN_reg_1450_pp0_iter6_reg <= x_is_NaN_reg_1450_pp0_iter5_reg;
        x_is_NaN_reg_1450_pp0_iter7_reg <= x_is_NaN_reg_1450_pp0_iter6_reg;
        x_is_NaN_reg_1450_pp0_iter8_reg <= x_is_NaN_reg_1450_pp0_iter7_reg;
        x_is_NaN_reg_1450_pp0_iter9_reg <= x_is_NaN_reg_1450_pp0_iter8_reg;
        x_is_p1_reg_1444_pp0_iter10_reg <= x_is_p1_reg_1444_pp0_iter9_reg;
        x_is_p1_reg_1444_pp0_iter11_reg <= x_is_p1_reg_1444_pp0_iter10_reg;
        x_is_p1_reg_1444_pp0_iter12_reg <= x_is_p1_reg_1444_pp0_iter11_reg;
        x_is_p1_reg_1444_pp0_iter13_reg <= x_is_p1_reg_1444_pp0_iter12_reg;
        x_is_p1_reg_1444_pp0_iter14_reg <= x_is_p1_reg_1444_pp0_iter13_reg;
        x_is_p1_reg_1444_pp0_iter2_reg <= x_is_p1_reg_1444_pp0_iter1_reg;
        x_is_p1_reg_1444_pp0_iter3_reg <= x_is_p1_reg_1444_pp0_iter2_reg;
        x_is_p1_reg_1444_pp0_iter4_reg <= x_is_p1_reg_1444_pp0_iter3_reg;
        x_is_p1_reg_1444_pp0_iter5_reg <= x_is_p1_reg_1444_pp0_iter4_reg;
        x_is_p1_reg_1444_pp0_iter6_reg <= x_is_p1_reg_1444_pp0_iter5_reg;
        x_is_p1_reg_1444_pp0_iter7_reg <= x_is_p1_reg_1444_pp0_iter6_reg;
        x_is_p1_reg_1444_pp0_iter8_reg <= x_is_p1_reg_1444_pp0_iter7_reg;
        x_is_p1_reg_1444_pp0_iter9_reg <= x_is_p1_reg_1444_pp0_iter8_reg;
        z2_V_reg_1511 <= {{ret_V_3_fu_620_p2[43:3]}};
        z3_V_reg_1533 <= {{ret_V_5_fu_712_p2[49:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        b_exp_2_reg_1476 <= b_exp_2_fu_483_p3;
        b_exp_2_reg_1476_pp0_iter1_reg <= b_exp_2_reg_1476;
        log_sum_V_reg_1496 <= pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_q0;
        or_ln407_1_reg_1460 <= or_ln407_1_fu_447_p2;
        or_ln407_1_reg_1460_pp0_iter1_reg <= or_ln407_1_reg_1460;
        or_ln407_2_reg_1465 <= or_ln407_2_fu_453_p2;
        or_ln407_2_reg_1465_pp0_iter1_reg <= or_ln407_2_reg_1465;
        p_Repl2_s_reg_1438 <= p_Repl2_s_fu_373_p1;
        p_Result_s_reg_1471 <= p_Val2_s_fu_351_p1[32'd22];
        x_is_0_reg_1455 <= x_is_0_fu_435_p2;
        x_is_0_reg_1455_pp0_iter1_reg <= x_is_0_reg_1455;
        x_is_NaN_reg_1450 <= x_is_NaN_fu_429_p2;
        x_is_NaN_reg_1450_pp0_iter1_reg <= x_is_NaN_reg_1450;
        x_is_p1_reg_1444 <= x_is_p1_fu_411_p2;
        x_is_p1_reg_1444_pp0_iter1_reg <= x_is_p1_reg_1444;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (ap_start == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        grp_fu_1406_ce = 1'b1;
    end else begin
        grp_fu_1406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        grp_fu_1418_ce = 1'b1;
    end else begin
        grp_fu_1418_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        grp_fu_1429_ce = 1'b1;
    end else begin
        grp_fu_1429_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (ap_start == 1'b1))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (ap_start == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Elog2_V_fu_871_p1 = 52'd12193974156572;

assign Z2_ind_V_fu_1083_p4 = {{m_diff_fu_1064_p2[17:13]}};

assign a_2_fu_732_p4 = {{ret_V_5_fu_712_p2[49:44]}};

assign a_fu_535_p4 = {{grp_fu_1406_p2[24:21]}};

assign add_ln1146_1_fu_1231_p2 = (trunc_ln1146_1_fu_1217_p3 + zext_ln1146_5_fu_1210_p1);

assign add_ln1146_2_fu_1237_p2 = (trunc_ln8_fu_1202_p3 + zext_ln1146_4_fu_1195_p1);

assign add_ln649_fu_1022_p2 = (p_Result_cast_fu_997_p4 + 10'd1);

assign add_ln657_1_fu_832_p2 = (zext_ln163_2_fu_823_p1 + zext_ln163_1_fu_761_p1);

assign add_ln657_fu_827_p2 = (log_sum_V_reg_1496_pp0_iter5_reg + zext_ln163_fu_757_p1);

assign and_ln657_fu_1358_p2 = (xor_ln407_fu_1352_p2 & icmp_ln844_fu_1273_p2);

assign and_ln848_fu_1392_p2 = (xor_ln657_fu_1386_p2 & icmp_ln848_fu_1294_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln848_fu_1392_p2[0:0] === 1'b1) ? 32'd0 : select_ln407_4_fu_1372_p3);

assign b_exp_1_fu_477_p2 = ($signed(zext_ln340_fu_377_p1) + $signed(9'd386));

assign b_exp_2_fu_483_p3 = ((p_Result_s_fu_459_p3[0:0] === 1'b1) ? b_exp_1_fu_477_p2 : b_exp_fu_381_p2);

assign b_exp_fu_381_p2 = ($signed(zext_ln340_fu_377_p1) + $signed(9'd385));

assign b_frac_fu_506_p3 = {{1'd1}, {p_Repl2_s_reg_1438}};

assign bitcast_ln350_fu_1348_p1 = p_Result_13_fu_1338_p4;

assign eZ_V_1_fu_768_p3 = {{13'd4096}, {z3_V_reg_1533}};

assign eZ_V_fu_660_p3 = {{8'd128}, {z2_V_reg_1511}};

assign exp_Z1_hi_V_fu_1125_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[26:9]}};

assign grp_fu_1406_p0 = grp_fu_1406_p00;

assign grp_fu_1406_p00 = pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;

assign grp_fu_1406_p1 = ((p_Result_s_reg_1471[0:0] === 1'b1) ? zext_ln1287_1_fu_513_p1 : p_Result_15_fu_497_p4);

assign grp_fu_1418_p1 = 25'd2954;

assign grp_fu_1429_p0 = grp_fu_1429_p00;

assign grp_fu_1429_p00 = exp_Z1_hi_V_fu_1125_p4;

assign grp_fu_1429_p1 = grp_fu_1429_p10;

assign grp_fu_1429_p10 = exp_Z1P_m_1_V_reg_1625;

assign icmp_ln18_fu_423_p2 = ((p_Repl2_s_fu_373_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln369_fu_387_p2 = ((b_exp_fu_381_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_417_p2 = ((p_Repl2_3_fu_363_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_1016_p2 = ((trunc_ln805_fu_1013_p1 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln828_fu_393_p2 = ((p_Repl2_s_fu_373_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln844_fu_1273_p2 = (($signed(tmp_41_fu_1263_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln848_fu_1294_p2 = (($signed(r_exp_V_2_fu_1256_p3) < $signed(10'd898)) ? 1'b1 : 1'b0);

assign index0_V_fu_467_p4 = {{p_Val2_s_fu_351_p1[22:17]}};

assign lhs_V_11_fu_1184_p3 = {{ret_V_12_fu_1179_p2}, {17'd0}};

assign lhs_V_1_fu_584_p3 = {{trunc_ln657_fu_544_p1}, {22'd0}};

assign lhs_V_3_fu_667_p3 = {{tmp_14_reg_1523}, {14'd0}};

assign lhs_V_5_fu_775_p3 = {{tmp_15_reg_1549}, {24'd0}};

assign lhs_V_7_fu_927_p3 = {{Elog2_V_fu_871_p2}, {12'd0}};

assign lhs_V_fu_896_p3 = {{tmp_16_reg_1564}, {24'd0}};

assign log_sum_V_1_fu_842_p2 = (add_ln657_fu_827_p2 + zext_ln657_2_fu_838_p1);

assign m_diff_fu_1064_p2 = (trunc_ln7_reg_1589_pp0_iter9_reg - trunc_ln657_1_fu_1054_p4);

assign m_diff_lo_V_fu_1079_p1 = m_diff_fu_1064_p2[17:0];

assign m_fix_hi_V_fu_954_p4 = {{ret_V_9_fu_948_p2[63:51]}};

assign or_ln407_1_fu_447_p2 = (x_is_NaN_fu_429_p2 | x_is_1_fu_399_p2);

assign or_ln407_2_fu_453_p2 = (x_is_inf_fu_441_p2 | or_ln407_1_fu_447_p2);

assign or_ln407_3_fu_1168_p2 = (x_is_0_reg_1455_pp0_iter14_reg | or_ln407_2_reg_1465_pp0_iter14_reg);

assign or_ln407_fu_1142_p2 = (x_is_p1_reg_1444_pp0_iter14_reg | x_is_NaN_reg_1450_pp0_iter14_reg);

assign or_ln657_fu_1380_p2 = (or_ln407_3_fu_1168_p2 | icmp_ln844_fu_1273_p2);

assign out_exp_fu_1332_p2 = (trunc_ln170_fu_1328_p1 + 8'd127);

assign p_Repl2_3_fu_363_p4 = {{p_Val2_s_fu_351_p1[30:23]}};

assign p_Repl2_s_fu_373_p1 = p_Val2_s_fu_351_p1[22:0];

assign p_Result_13_fu_1338_p4 = {{{{1'd0}, {out_exp_fu_1332_p2}}}, {tmp_V_fu_1320_p3}};

assign p_Result_14_fu_355_p3 = p_Val2_s_fu_351_p1[32'd31];

assign p_Result_15_fu_497_p4 = {{{{1'd1}, {p_Repl2_s_reg_1438}}}, {1'd0}};

assign p_Result_9_fu_1006_p3 = grp_fu_1418_p3[32'd24];

assign p_Result_cast_fu_997_p4 = {{grp_fu_1418_p3[24:15]}};

assign p_Result_s_fu_459_p3 = p_Val2_s_fu_351_p1[32'd22];

assign p_Val2_s_fu_351_p1 = base_r;

assign pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_address0 = zext_ln492_fu_491_p1;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0 = zext_ln492_fu_491_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0 = zext_ln492_5_fu_752_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0 = zext_ln492_1_fu_656_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0 = zext_ln492_2_fu_728_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln492_3_fu_1098_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln492_4_fu_1093_p1;

assign r_V_3_fu_799_p0 = r_V_3_fu_799_p00;

assign r_V_3_fu_799_p00 = a_2_reg_1544;

assign r_V_3_fu_799_p1 = r_V_3_fu_799_p10;

assign r_V_3_fu_799_p10 = z3_V_reg_1533;

assign r_V_7_fu_610_p0 = r_V_7_fu_610_p00;

assign r_V_7_fu_610_p00 = a_fu_535_p4;

assign r_V_7_fu_610_p1 = r_V_7_fu_610_p10;

assign r_V_7_fu_610_p10 = z1_V_fu_528_p3;

assign r_V_8_fu_880_p0 = zext_ln1072_4_fu_877_p1;

assign r_V_8_fu_880_p1 = zext_ln1072_4_fu_877_p1;

assign r_V_fu_694_p0 = r_V_fu_694_p00;

assign r_V_fu_694_p00 = a_1_reg_1517;

assign r_V_fu_694_p1 = r_V_fu_694_p10;

assign r_V_fu_694_p10 = z2_V_reg_1511;

assign r_exp_V_1_fu_1251_p2 = ($signed(r_exp_V_reg_1599_pp0_iter14_reg) + $signed(10'd1023));

assign r_exp_V_2_fu_1256_p3 = ((tmp_40_fu_1243_p3[0:0] === 1'b1) ? r_exp_V_reg_1599_pp0_iter14_reg : r_exp_V_1_fu_1251_p2);

assign r_exp_V_fu_1036_p3 = ((p_Result_9_fu_1006_p3[0:0] === 1'b1) ? select_ln804_fu_1028_p3 : p_Result_cast_fu_997_p4);

assign ret_V_11_fu_1109_p2 = (zext_ln657_4_fu_1105_p1 + zext_ln657_3_fu_1102_p1);

assign ret_V_12_fu_1179_p2 = (exp_Z1_V_reg_1630_pp0_iter14_reg + 27'd4);

assign ret_V_13_fu_1225_p2 = (zext_ln1146_3_fu_1192_p1 + lhs_V_11_fu_1184_p3);

assign ret_V_14_fu_596_p2 = (select_ln1287_fu_576_p3 + zext_ln1146_fu_592_p1);

assign ret_V_15_fu_682_p2 = (zext_ln657_fu_678_p1 + zext_ln1146_1_fu_674_p1);

assign ret_V_16_fu_790_p2 = (zext_ln657_1_fu_786_p1 + zext_ln1146_2_fu_782_p1);

assign ret_V_3_fu_620_p2 = (ret_V_14_fu_596_p2 - zext_ln1147_fu_616_p1);

assign ret_V_5_fu_712_p2 = (ret_V_15_fu_682_p2 - zext_ln1147_1_fu_708_p1);

assign ret_V_7_fu_817_p2 = (ret_V_16_fu_790_p2 - zext_ln1147_2_fu_813_p1);

assign ret_V_8_fu_938_p2 = ($signed(sext_ln1146_fu_935_p1) + $signed(lhs_V_7_fu_927_p3));

assign ret_V_9_fu_948_p2 = ($signed(sext_ln1146_1_fu_944_p1) + $signed(ret_V_8_fu_938_p2));

assign ret_V_fu_911_p2 = (zext_ln1147_3_fu_903_p1 - zext_ln1147_4_fu_907_p1);

assign rhs_V_2_fu_700_p3 = {{r_V_fu_694_p2}, {1'd0}};

assign rhs_V_4_fu_805_p3 = {{r_V_3_fu_799_p2}, {6'd0}};

assign rhs_V_5_fu_886_p4 = {{r_V_8_fu_880_p2[45:1]}};

assign rhs_V_6_fu_986_p3 = {{p_Result_16_reg_1579_pp0_iter8_reg}, {15'd16384}};

assign select_ln1287_fu_576_p3 = ((tmp_37_fu_547_p3[0:0] === 1'b1) ? tmp_13_fu_563_p4 : zext_ln1287_fu_572_p1);

assign select_ln407_1_fu_1153_p3 = ((or_ln407_fu_1142_p2[0:0] === 1'b1) ? select_ln407_fu_1146_p3 : 32'd1065353216);

assign select_ln407_2_fu_1161_p3 = ((or_ln407_1_reg_1460_pp0_iter14_reg[0:0] === 1'b1) ? select_ln407_1_fu_1153_p3 : 32'd2139095040);

assign select_ln407_3_fu_1172_p3 = ((or_ln407_2_reg_1465_pp0_iter14_reg[0:0] === 1'b1) ? select_ln407_2_fu_1161_p3 : 32'd0);

assign select_ln407_4_fu_1372_p3 = ((or_ln407_3_fu_1168_p2[0:0] === 1'b1) ? select_ln407_3_fu_1172_p3 : select_ln657_fu_1364_p3);

assign select_ln407_fu_1146_p3 = ((x_is_p1_reg_1444_pp0_iter14_reg[0:0] === 1'b1) ? 32'd1065353216 : 32'd2147483647);

assign select_ln657_fu_1364_p3 = ((and_ln657_fu_1358_p2[0:0] === 1'b1) ? select_ln658_fu_1286_p3 : bitcast_ln350_fu_1348_p1);

assign select_ln658_fu_1286_p3 = ((tmp_42_fu_1279_p3[0:0] === 1'b1) ? 32'd0 : 32'd2139095040);

assign select_ln804_fu_1028_p3 = ((icmp_ln805_fu_1016_p2[0:0] === 1'b1) ? p_Result_cast_fu_997_p4 : add_ln649_fu_1022_p2);

assign sext_ln1146_1_fu_944_p1 = $signed(trunc_ln_fu_917_p4);

assign sext_ln1146_fu_935_p1 = $signed(log_sum_V_1_reg_1559);

assign sf_fu_554_p4 = {{{{5'd16}, {grp_fu_1406_p2}}}, {13'd0}};

assign tmp_13_fu_563_p4 = {{{{5'd16}, {grp_fu_1406_p2}}}, {14'd0}};

assign tmp_37_fu_547_p3 = grp_fu_1406_p2[32'd24];

assign tmp_40_fu_1243_p3 = ret_V_13_fu_1225_p2[32'd43];

assign tmp_41_fu_1263_p4 = {{r_exp_V_2_fu_1256_p3[9:7]}};

assign tmp_42_fu_1279_p3 = ret_V_9_reg_1574_pp0_iter14_reg[32'd63];

assign tmp_V_fu_1320_p3 = ((tmp_40_fu_1243_p3[0:0] === 1'b1) ? tmp_fu_1300_p4 : tmp_s_fu_1310_p4);

assign tmp_fu_1300_p4 = {{add_ln1146_2_fu_1237_p2[42:20]}};

assign tmp_s_fu_1310_p4 = {{add_ln1146_1_fu_1231_p2[41:19]}};

assign trunc_ln1146_1_fu_1217_p3 = {{trunc_ln1146_2_fu_1213_p1}, {17'd0}};

assign trunc_ln1146_2_fu_1213_p1 = ret_V_12_fu_1179_p2[24:0];

assign trunc_ln1146_fu_1198_p1 = ret_V_12_fu_1179_p2[25:0];

assign trunc_ln170_fu_1328_p1 = r_exp_V_2_fu_1256_p3[7:0];

assign trunc_ln657_1_fu_1054_p4 = {{mul_ln1069_fu_1048_p2[35:9]}};

assign trunc_ln657_fu_544_p1 = grp_fu_1406_p2[20:0];

assign trunc_ln805_fu_1013_p1 = grp_fu_1418_p3[14:0];

assign trunc_ln8_fu_1202_p3 = {{trunc_ln1146_fu_1198_p1}, {17'd0}};

assign trunc_ln_fu_917_p4 = {{ret_V_fu_911_p2[63:24]}};

assign x_is_0_fu_435_p2 = ((p_Repl2_3_fu_363_p4 == 8'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_399_p2 = (icmp_ln828_fu_393_p2 & icmp_ln369_fu_387_p2);

assign x_is_NaN_fu_429_p2 = (icmp_ln376_fu_417_p2 & icmp_ln18_fu_423_p2);

assign x_is_inf_fu_441_p2 = (icmp_ln828_fu_393_p2 & icmp_ln376_fu_417_p2);

assign x_is_p1_fu_411_p2 = (xor_ln964_fu_405_p2 & x_is_1_fu_399_p2);

assign xor_ln407_fu_1352_p2 = (or_ln407_3_fu_1168_p2 ^ 1'd1);

assign xor_ln657_fu_1386_p2 = (or_ln657_fu_1380_p2 ^ 1'd1);

assign xor_ln964_fu_405_p2 = (p_Result_14_fu_355_p3 ^ 1'd1);

assign z1_V_fu_528_p3 = {{grp_fu_1406_p2}, {14'd0}};

assign zext_ln1072_4_fu_877_p1 = tmp_17_reg_1569;

assign zext_ln1146_1_fu_674_p1 = lhs_V_3_fu_667_p3;

assign zext_ln1146_2_fu_782_p1 = lhs_V_5_fu_775_p3;

assign zext_ln1146_3_fu_1192_p1 = grp_fu_1429_p2;

assign zext_ln1146_4_fu_1195_p1 = grp_fu_1429_p2;

assign zext_ln1146_5_fu_1210_p1 = grp_fu_1429_p2;

assign zext_ln1146_fu_592_p1 = lhs_V_1_fu_584_p3;

assign zext_ln1147_1_fu_708_p1 = rhs_V_2_fu_700_p3;

assign zext_ln1147_2_fu_813_p1 = rhs_V_4_fu_805_p3;

assign zext_ln1147_3_fu_903_p1 = lhs_V_fu_896_p3;

assign zext_ln1147_4_fu_907_p1 = rhs_V_5_fu_886_p4;

assign zext_ln1147_fu_616_p1 = r_V_7_fu_610_p2;

assign zext_ln1287_1_fu_513_p1 = b_frac_fu_506_p3;

assign zext_ln1287_fu_572_p1 = sf_fu_554_p4;

assign zext_ln163_1_fu_761_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;

assign zext_ln163_2_fu_823_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;

assign zext_ln163_fu_757_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;

assign zext_ln340_fu_377_p1 = p_Repl2_3_fu_363_p4;

assign zext_ln492_1_fu_656_p1 = a_reg_1506;

assign zext_ln492_2_fu_728_p1 = a_1_reg_1517;

assign zext_ln492_3_fu_1098_p1 = m_diff_hi_V_reg_1605;

assign zext_ln492_4_fu_1093_p1 = Z2_ind_V_fu_1083_p4;

assign zext_ln492_5_fu_752_p1 = a_2_fu_732_p4;

assign zext_ln492_fu_491_p1 = index0_V_fu_467_p4;

assign zext_ln657_1_fu_786_p1 = eZ_V_1_fu_768_p3;

assign zext_ln657_2_fu_838_p1 = add_ln657_1_fu_832_p2;

assign zext_ln657_3_fu_1102_p1 = m_diff_lo_V_reg_1610;

assign zext_ln657_4_fu_1105_p1 = pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;

assign zext_ln657_fu_678_p1 = eZ_V_fu_660_p3;

endmodule //uz_FOC_sample_pow_generic_float_s
