clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_0.v,verilog,xil_defaultlib,C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
