# (7, 4) cyclic encoder in VHDL
- This is a (7, 4) Cyclic Encoder in VHDL. It uses a Linear Feedback Shift Register.
- Code copied from [my answer](https://electronics.stackexchange.com/a/536273/238188) on the Electrical Engineering Stack Exchange
