/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_swb_wfe_core0.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 3/8/11 5:42p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Mar  8 15:01:51 2011
 *                 MD5 Checksum         68d5047ca356bd3c027b61b17a21a5d8
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4528/rdb/a0/bchp_swb_wfe_core0.h $
 * 
 * Hydra_Software_Devel/3   3/8/11 5:42p ronchan
 * HW4528-2: sync up with local RDB
 *
 ***************************************************************************/

#ifndef BCHP_SWB_WFE_CORE0_H__
#define BCHP_SWB_WFE_CORE0_H__

/***************************************************************************
 *SWB_WFE_CORE0 - Wfe Core In 0 Register Set
 ***************************************************************************/
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0             0x000a0000 /* HDOFFCTL0 */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1             0x000a0004 /* HDOFFCTL1 */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2             0x000a0008 /* HDOFFCTL2 */
#define BCHP_SWB_WFE_CORE0_HDOFFSTS              0x000a000c /* HDOFFSTS */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0            0x000a0010 /* DGSCTL_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1            0x000a0014 /* DGSCTL_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2            0x000a0018 /* DGSCTL_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3            0x000a001c /* DGSCTL_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4            0x000a0020 /* DGSCTL_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5            0x000a0024 /* DGSCTL_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6            0x000a0028 /* DGSCTL_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7            0x000a002c /* DGSCTL_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0           0x000a0030 /* DGSCTL_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1           0x000a0034 /* DGSCTL_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0            0x000a0038 /* DGSCLP_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1            0x000a003c /* DGSCLP_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2            0x000a0040 /* DGSCLP_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3            0x000a0044 /* DGSCLP_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4            0x000a0048 /* DGSCLP_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5            0x000a004c /* DGSCLP_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6            0x000a0050 /* DGSCLP_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7            0x000a0054 /* DGSCLP_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0           0x000a0058 /* DGSCLP_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1           0x000a005c /* DGSCLP_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0           0x000a0060 /* DGSHIST_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1           0x000a0064 /* DGSHIST_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2           0x000a0068 /* DGSHIST_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3           0x000a006c /* DGSHIST_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4           0x000a0070 /* DGSHIST_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5           0x000a0074 /* DGSHIST_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6           0x000a0078 /* DGSHIST_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7           0x000a007c /* DGSHIST_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0          0x000a0080 /* DGSHIST_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1          0x000a0084 /* DGSHIST_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN0         0x000a0088 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN1         0x000a008c /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN2         0x000a0090 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN3         0x000a0094 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN4         0x000a0098 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN5         0x000a009c /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN6         0x000a00a0 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN7         0x000a00a4 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF0        0x000a00a8 /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF1        0x000a00ac /* Clip counter */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN0          0x000a00b0 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN1          0x000a00b4 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN2          0x000a00b8 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN3          0x000a00bc /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN4          0x000a00c0 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN5          0x000a00c4 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN6          0x000a00c8 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN7          0x000a00cc /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF0         0x000a00d0 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF1         0x000a00d4 /* Accumulator */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0         0x000a00d8 /* DGSLUT011_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0         0x000a00dc /* DGSLUT010_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0         0x000a00e0 /* DGSLUT001_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0         0x000a00e4 /* DGSLUT000_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0         0x000a00e8 /* DGSLUT111_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0         0x000a00ec /* DGSLUT110_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0         0x000a00f0 /* DGSLUT101_LN0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1         0x000a00f4 /* DGSLUT011_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1         0x000a00f8 /* DGSLUT010_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1         0x000a00fc /* DGSLUT001_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1         0x000a0100 /* DGSLUT000_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1         0x000a0104 /* DGSLUT111_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1         0x000a0108 /* DGSLUT110_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1         0x000a010c /* DGSLUT101_LN1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2         0x000a0110 /* DGSLUT011_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2         0x000a0114 /* DGSLUT010_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2         0x000a0118 /* DGSLUT001_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2         0x000a011c /* DGSLUT000_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2         0x000a0120 /* DGSLUT111_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2         0x000a0124 /* DGSLUT110_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2         0x000a0128 /* DGSLUT101_LN2 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3         0x000a012c /* DGSLUT011_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3         0x000a0130 /* DGSLUT010_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3         0x000a0134 /* DGSLUT001_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3         0x000a0138 /* DGSLUT000_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3         0x000a013c /* DGSLUT111_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3         0x000a0140 /* DGSLUT110_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3         0x000a0144 /* DGSLUT101_LN3 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4         0x000a0148 /* DGSLUT011_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4         0x000a014c /* DGSLUT010_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4         0x000a0150 /* DGSLUT001_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4         0x000a0154 /* DGSLUT000_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4         0x000a0158 /* DGSLUT111_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4         0x000a015c /* DGSLUT110_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4         0x000a0160 /* DGSLUT101_LN4 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5         0x000a0164 /* DGSLUT011_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5         0x000a0168 /* DGSLUT010_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5         0x000a016c /* DGSLUT001_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5         0x000a0170 /* DGSLUT000_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5         0x000a0174 /* DGSLUT111_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5         0x000a0178 /* DGSLUT110_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5         0x000a017c /* DGSLUT101_LN5 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6         0x000a0180 /* DGSLUT011_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6         0x000a0184 /* DGSLUT010_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6         0x000a0188 /* DGSLUT001_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6         0x000a018c /* DGSLUT000_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6         0x000a0190 /* DGSLUT111_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6         0x000a0194 /* DGSLUT110_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6         0x000a0198 /* DGSLUT101_LN6 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7         0x000a019c /* DGSLUT011_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7         0x000a01a0 /* DGSLUT010_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7         0x000a01a4 /* DGSLUT001_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7         0x000a01a8 /* DGSLUT000_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7         0x000a01ac /* DGSLUT111_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7         0x000a01b0 /* DGSLUT110_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7         0x000a01b4 /* DGSLUT101_LN7 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0        0x000a01b8 /* DGSLUT011_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0        0x000a01bc /* DGSLUT010_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0        0x000a01c0 /* DGSLUT001_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0        0x000a01c4 /* DGSLUT000_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0        0x000a01c8 /* DGSLUT111_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0        0x000a01cc /* DGSLUT110_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0        0x000a01d0 /* DGSLUT101_REF0 */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1        0x000a01d4 /* DGSLUT011_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1        0x000a01d8 /* DGSLUT010_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1        0x000a01dc /* DGSLUT001_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1        0x000a01e0 /* DGSLUT000_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1        0x000a01e4 /* DGSLUT111_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1        0x000a01e8 /* DGSLUT110_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1        0x000a01ec /* DGSLUT101_REF1 */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0          0x000a01f0 /* DGSLMS_PAIR0 */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1          0x000a01f4 /* DGSLMS_PAIR1 */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2          0x000a01f8 /* DGSLMS_PAIR2 */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3          0x000a01fc /* DGSLMS_PAIR3 */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF            0x000a0200 /* DGSLMS_REF */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR0        0x000a0204 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR0        0x000a0208 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR1        0x000a020c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR1        0x000a0210 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR2        0x000a0214 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR2        0x000a0218 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR3        0x000a021c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR3        0x000a0220 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_REF          0x000a0224 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_REF          0x000a0228 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_SWB_WFE_CORE0_LICCTL1               0x000a022c /* LICCTL1 */
#define BCHP_SWB_WFE_CORE0_LICCTL2               0x000a0230 /* LICCTL2 */
#define BCHP_SWB_WFE_CORE0_LICDCO0               0x000a0234 /* LICDCO0 */
#define BCHP_SWB_WFE_CORE0_LICDCO1               0x000a0238 /* LICDCO1 */
#define BCHP_SWB_WFE_CORE0_LICDCO2               0x000a023c /* LICDCO2 */
#define BCHP_SWB_WFE_CORE0_LICDCO3               0x000a0240 /* LICDCO3 */
#define BCHP_SWB_WFE_CORE0_LICCOEFD              0x000a0244 /* LIC coefficient data */
#define BCHP_SWB_WFE_CORE0_LICCOEFA              0x000a0248 /* LIC coefficient address */
#define BCHP_SWB_WFE_CORE0_AGCCTL2               0x000a024c /* AGC Control 2 */
#define BCHP_SWB_WFE_CORE0_AGCCTL1               0x000a0250 /* AGC Control 1 */
#define BCHP_SWB_WFE_CORE0_REG_AGC_LF_INT_WDATA  0x000a0254 /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_SWB_WFE_CORE0_REG_AGC_LA_INT_WDATA  0x000a0258 /* Leaky averager integrator write data (tc1.31) */

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_reserved0_MASK                0xffc00000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_reserved0_SHIFT               22

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adc_dout_enable_MASK          0x00200000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adc_dout_enable_SHIFT         21

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_lfsr_enable_MASK              0x00100000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_lfsr_enable_SHIFT             20

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_lfsr_sel_MASK                 0x000f0000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_lfsr_sel_SHIFT                16

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: reserved_for_eco1 [15:10] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_reserved_for_eco1_MASK        0x0000fc00
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_reserved_for_eco1_SHIFT       10

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ref1 [09:09] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ref1_MASK          0x00000200
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ref1_SHIFT         9

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ref0 [08:08] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ref0_MASK          0x00000100
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ref0_SHIFT         8

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln7 [07:07] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln7_MASK           0x00000080
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln7_SHIFT          7

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln6 [06:06] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln6_MASK           0x00000040
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln6_SHIFT          6

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln5 [05:05] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln5_MASK           0x00000020
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln5_SHIFT          5

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln4 [04:04] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln4_MASK           0x00000010
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln4_SHIFT          4

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln3 [03:03] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln3_MASK           0x00000008
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln3_SHIFT          3

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln2 [02:02] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln2_MASK           0x00000004
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln2_SHIFT          2

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln1 [01:01] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln1_MASK           0x00000002
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln1_SHIFT          1

/* SWB_WFE_CORE0 :: HDOFFCTL0 :: adcin_edge_ln0 [00:00] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln0_MASK           0x00000001
#define BCHP_SWB_WFE_CORE0_HDOFFCTL0_adcin_edge_ln0_SHIFT          0

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln7 [31:28] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln7_MASK            0xf0000000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln7_SHIFT           28

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln6 [27:24] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln6_MASK            0x0f000000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln6_SHIFT           24

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln5 [23:20] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln5_MASK            0x00f00000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln5_SHIFT           20

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln4 [19:16] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln4_MASK            0x000f0000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln4_SHIFT           16

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln3 [15:12] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln3_MASK            0x0000f000
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln3_SHIFT           12

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln2 [11:08] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln2_MASK            0x00000f00
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln2_SHIFT           8

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln1 [07:04] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln1_MASK            0x000000f0
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln1_SHIFT           4

/* SWB_WFE_CORE0 :: HDOFFCTL1 :: adcin_sel_ln0 [03:00] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln0_MASK            0x0000000f
#define BCHP_SWB_WFE_CORE0_HDOFFCTL1_adcin_sel_ln0_SHIFT           0

/***************************************************************************
 *HDOFFCTL2 - HDOFFCTL2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: HDOFFCTL2 :: reserved0 [31:08] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_reserved0_MASK                0xffffff00
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_reserved0_SHIFT               8

/* SWB_WFE_CORE0 :: HDOFFCTL2 :: adcin_sel_ref1 [07:04] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_adcin_sel_ref1_MASK           0x000000f0
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_adcin_sel_ref1_SHIFT          4

/* SWB_WFE_CORE0 :: HDOFFCTL2 :: adcin_sel_ref0 [03:00] */
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_adcin_sel_ref0_MASK           0x0000000f
#define BCHP_SWB_WFE_CORE0_HDOFFCTL2_adcin_sel_ref0_SHIFT          0

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* SWB_WFE_CORE0 :: HDOFFSTS :: reserved0 [31:02] */
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_reserved0_MASK                 0xfffffffc
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_reserved0_SHIFT                2

/* SWB_WFE_CORE0 :: HDOFFSTS :: dgsum2_accu_active [01:01] */
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_dgsum2_accu_active_MASK        0x00000002
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_dgsum2_accu_active_SHIFT       1

/* SWB_WFE_CORE0 :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_lfsr_comp_fail_MASK            0x00000001
#define BCHP_SWB_WFE_CORE0_HDOFFSTS_lfsr_comp_fail_SHIFT           0

/***************************************************************************
 *DGSCTL_LN0 - DGSCTL_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN0 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN0_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN1 - DGSCTL_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN1 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN1_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN2 - DGSCTL_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN2 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN2_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN3 - DGSCTL_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN3 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN3_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN4 - DGSCTL_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN4 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN4_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN5 - DGSCTL_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN5 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN5_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN6 - DGSCTL_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN6 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN6_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_LN7 - DGSCTL_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_reserved0_MASK               0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_reserved0_SHIFT              22

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_dout_enable_MASK             0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_dout_enable_SHIFT            21

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_bypass_MASK                  0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_bypass_SHIFT                 20

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_sawtooth_en_MASK             0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_sawtooth_en_SHIFT            19

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_mask_MASK                    0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_mask_SHIFT                   17

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_format_MASK                  0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_format_SHIFT                 16

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_interval_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_interval_SHIFT          8

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_reserved_for_eco1_MASK       0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_reserved_for_eco1_SHIFT      3

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_mode_MASK               0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_mode_SHIFT              2

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_start_MASK              0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_start_SHIFT             1

/* SWB_WFE_CORE0 :: DGSCTL_LN7 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_reset_MASK              0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_LN7_accu_reset_SHIFT             0

/***************************************************************************
 *DGSCTL_REF0 - DGSCTL_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_reserved0_MASK              0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_reserved0_SHIFT             22

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_dout_enable_MASK            0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_dout_enable_SHIFT           21

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_bypass_MASK                 0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_bypass_SHIFT                20

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_sawtooth_en_MASK            0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_sawtooth_en_SHIFT           19

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_mask_MASK                   0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_mask_SHIFT                  17

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_format_MASK                 0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_format_SHIFT                16

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_interval_MASK          0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_interval_SHIFT         8

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_reserved_for_eco1_MASK      0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_reserved_for_eco1_SHIFT     3

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_mode_MASK              0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_mode_SHIFT             2

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_start_MASK             0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_start_SHIFT            1

/* SWB_WFE_CORE0 :: DGSCTL_REF0 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_reset_MASK             0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF0_accu_reset_SHIFT            0

/***************************************************************************
 *DGSCTL_REF1 - DGSCTL_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: reserved0 [31:22] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_reserved0_MASK              0xffc00000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_reserved0_SHIFT             22

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: dout_enable [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_dout_enable_MASK            0x00200000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_dout_enable_SHIFT           21

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: bypass [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_bypass_MASK                 0x00100000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_bypass_SHIFT                20

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: sawtooth_en [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_sawtooth_en_MASK            0x00080000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_sawtooth_en_SHIFT           19

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: mask [18:17] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_mask_MASK                   0x00060000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_mask_SHIFT                  17

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: format [16:16] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_format_MASK                 0x00010000
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_format_SHIFT                16

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: accu_interval [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_interval_MASK          0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_interval_SHIFT         8

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: reserved_for_eco1 [07:03] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_reserved_for_eco1_MASK      0x000000f8
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_reserved_for_eco1_SHIFT     3

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: accu_mode [02:02] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_mode_MASK              0x00000004
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_mode_SHIFT             2

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: accu_start [01:01] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_start_MASK             0x00000002
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_start_SHIFT            1

/* SWB_WFE_CORE0 :: DGSCTL_REF1 :: accu_reset [00:00] */
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_reset_MASK             0x00000001
#define BCHP_SWB_WFE_CORE0_DGSCTL_REF1_accu_reset_SHIFT            0

/***************************************************************************
 *DGSCLP_LN0 - DGSCLP_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN0 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN0 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN0 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN0 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN0 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN0_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN1 - DGSCLP_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN1 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN1 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN1 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN1 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN1 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN1_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN2 - DGSCLP_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN2 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN2 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN2 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN2 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN2 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN2_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN3 - DGSCLP_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN3 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN3 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN3 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN3 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN3 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN3_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN4 - DGSCLP_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN4 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN4 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN4 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN4 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN4 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN4_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN5 - DGSCLP_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN5 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN5 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN5 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN5 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN5 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN5_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN6 - DGSCLP_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN6 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN6 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN6 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN6 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN6 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN6_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_LN7 - DGSCLP_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_LN7 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_reserved0_MASK               0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_reserved0_SHIFT              29

/* SWB_WFE_CORE0 :: DGSCLP_LN7 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_start_MASK                   0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_start_SHIFT                  28

/* SWB_WFE_CORE0 :: DGSCLP_LN7 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_thrd_pos_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_thrd_pos_SHIFT               16

/* SWB_WFE_CORE0 :: DGSCLP_LN7 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_reserved_for_eco1_MASK       0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_reserved_for_eco1_SHIFT      12

/* SWB_WFE_CORE0 :: DGSCLP_LN7 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_thrd_neg_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_LN7_thrd_neg_SHIFT               0

/***************************************************************************
 *DGSCLP_REF0 - DGSCLP_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_REF0 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_reserved0_MASK              0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_reserved0_SHIFT             29

/* SWB_WFE_CORE0 :: DGSCLP_REF0 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_start_MASK                  0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_start_SHIFT                 28

/* SWB_WFE_CORE0 :: DGSCLP_REF0 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_thrd_pos_MASK               0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_thrd_pos_SHIFT              16

/* SWB_WFE_CORE0 :: DGSCLP_REF0 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSCLP_REF0 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_thrd_neg_MASK               0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF0_thrd_neg_SHIFT              0

/***************************************************************************
 *DGSCLP_REF1 - DGSCLP_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLP_REF1 :: reserved0 [31:29] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_reserved0_MASK              0xe0000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_reserved0_SHIFT             29

/* SWB_WFE_CORE0 :: DGSCLP_REF1 :: start [28:28] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_start_MASK                  0x10000000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_start_SHIFT                 28

/* SWB_WFE_CORE0 :: DGSCLP_REF1 :: thrd_pos [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_thrd_pos_MASK               0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_thrd_pos_SHIFT              16

/* SWB_WFE_CORE0 :: DGSCLP_REF1 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSCLP_REF1 :: thrd_neg [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_thrd_neg_MASK               0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSCLP_REF1_thrd_neg_SHIFT              0

/***************************************************************************
 *DGSHIST_LN0 - DGSHIST_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN0 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN0 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN0 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN0 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN0_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN1 - DGSHIST_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN1 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN1 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN1 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN1 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN1_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN2 - DGSHIST_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN2 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN2 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN2 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN2 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN2_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN3 - DGSHIST_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN3 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN3 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN3 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN3 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN3_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN4 - DGSHIST_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN4 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN4 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN4 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN4 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN4_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN5 - DGSHIST_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN5 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN5 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN5 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN5 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN5_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN6 - DGSHIST_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN6 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN6 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN6 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN6 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN6_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_LN7 - DGSHIST_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_LN7 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_reserved0_MASK              0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_reserved0_SHIFT             28

/* SWB_WFE_CORE0 :: DGSHIST_LN7 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_histogram_upper_MASK        0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_histogram_upper_SHIFT       16

/* SWB_WFE_CORE0 :: DGSHIST_LN7 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_reserved_for_eco1_MASK      0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_reserved_for_eco1_SHIFT     12

/* SWB_WFE_CORE0 :: DGSHIST_LN7 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_histogram_lower_MASK        0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_LN7_histogram_lower_SHIFT       0

/***************************************************************************
 *DGSHIST_REF0 - DGSHIST_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_REF0 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_reserved0_MASK             0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_reserved0_SHIFT            28

/* SWB_WFE_CORE0 :: DGSHIST_REF0 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_histogram_upper_MASK       0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_histogram_upper_SHIFT      16

/* SWB_WFE_CORE0 :: DGSHIST_REF0 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_reserved_for_eco1_MASK     0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_reserved_for_eco1_SHIFT    12

/* SWB_WFE_CORE0 :: DGSHIST_REF0 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_histogram_lower_MASK       0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF0_histogram_lower_SHIFT      0

/***************************************************************************
 *DGSHIST_REF1 - DGSHIST_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSHIST_REF1 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_reserved0_MASK             0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_reserved0_SHIFT            28

/* SWB_WFE_CORE0 :: DGSHIST_REF1 :: histogram_upper [27:16] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_histogram_upper_MASK       0x0fff0000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_histogram_upper_SHIFT      16

/* SWB_WFE_CORE0 :: DGSHIST_REF1 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_reserved_for_eco1_MASK     0x0000f000
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_reserved_for_eco1_SHIFT    12

/* SWB_WFE_CORE0 :: DGSHIST_REF1 :: histogram_lower [11:00] */
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_histogram_lower_MASK       0x00000fff
#define BCHP_SWB_WFE_CORE0_DGSHIST_REF1_histogram_lower_SHIFT      0

/***************************************************************************
 *DGSCLPCNT_LN0 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN0 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN0_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN0_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN1 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN1 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN1_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN1_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN2 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN2 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN2_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN2_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN3 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN3 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN3_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN3_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN4 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN4 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN4_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN4_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN5 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN5 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN5_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN5_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN6 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN6 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN6_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN6_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_LN7 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_LN7 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN7_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_LN7_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSCLPCNT_REF0 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_REF0 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF0_clip_cnt_MASK            0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF0_clip_cnt_SHIFT           0

/***************************************************************************
 *DGSCLPCNT_REF1 - Clip counter
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCLPCNT_REF1 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF1_clip_cnt_MASK            0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSCLPCNT_REF1_clip_cnt_SHIFT           0

/***************************************************************************
 *DGSACCUM_LN0 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN0 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN0_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN0_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN1 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN1 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN1_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN1_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN2 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN2 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN2_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN2_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN3 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN3 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN3_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN3_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN4 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN4 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN4_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN4_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN5 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN5 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN5_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN5_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN6 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN6 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN6_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN6_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_LN7 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_LN7 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN7_clip_cnt_MASK              0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_LN7_clip_cnt_SHIFT             0

/***************************************************************************
 *DGSACCUM_REF0 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_REF0 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF0_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF0_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSACCUM_REF1 - Accumulator
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSACCUM_REF1 :: clip_cnt [31:00] */
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF1_clip_cnt_MASK             0xffffffff
#define BCHP_SWB_WFE_CORE0_DGSACCUM_REF1_clip_cnt_SHIFT            0

/***************************************************************************
 *DGSLUT011_LN0 - DGSLUT011_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN0 - DGSLUT010_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN0 - DGSLUT001_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN0 - DGSLUT000_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN0 - DGSLUT111_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN0 - DGSLUT110_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN0 - DGSLUT101_LN0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN0_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN1 - DGSLUT011_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN1 - DGSLUT010_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN1 - DGSLUT001_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN1 - DGSLUT000_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN1 - DGSLUT111_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN1 - DGSLUT110_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN1 - DGSLUT101_LN1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN1_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN2 - DGSLUT011_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN2 - DGSLUT010_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN2 - DGSLUT001_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN2 - DGSLUT000_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN2 - DGSLUT111_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN2 - DGSLUT110_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN2 - DGSLUT101_LN2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN2 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN2 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN2 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN2_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN3 - DGSLUT011_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN3 - DGSLUT010_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN3 - DGSLUT001_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN3 - DGSLUT000_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN3 - DGSLUT111_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN3 - DGSLUT110_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN3 - DGSLUT101_LN3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN3 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN3 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN3 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN3_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN4 - DGSLUT011_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN4 - DGSLUT010_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN4 - DGSLUT001_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN4 - DGSLUT000_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN4 - DGSLUT111_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN4 - DGSLUT110_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN4 - DGSLUT101_LN4
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN4 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN4 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN4 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN4 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN4_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN5 - DGSLUT011_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN5 - DGSLUT010_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN5 - DGSLUT001_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN5 - DGSLUT000_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN5 - DGSLUT111_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN5 - DGSLUT110_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN5 - DGSLUT101_LN5
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN5 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN5 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN5 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN5 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN5_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN6 - DGSLUT011_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN6 - DGSLUT010_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN6 - DGSLUT001_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN6 - DGSLUT000_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN6 - DGSLUT111_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN6 - DGSLUT110_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN6 - DGSLUT101_LN6
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN6 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN6 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN6 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN6 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN6_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_LN7 - DGSLUT011_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT011_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT011_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT011_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT010_LN7 - DGSLUT010_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT010_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT010_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT010_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT001_LN7 - DGSLUT001_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT001_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT001_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT001_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT000_LN7 - DGSLUT000_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT000_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT000_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT000_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT111_LN7 - DGSLUT111_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT111_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT111_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT111_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT110_LN7 - DGSLUT110_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT110_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT110_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT110_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT101_LN7 - DGSLUT101_LN7
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_LN7 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_reserved_for_eco0_MASK    0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_reserved_for_eco0_SHIFT   24

/* SWB_WFE_CORE0 :: DGSLUT101_LN7 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac3_MASK            0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac3_SHIFT           16

/* SWB_WFE_CORE0 :: DGSLUT101_LN7 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac2_MASK            0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac2_SHIFT           8

/* SWB_WFE_CORE0 :: DGSLUT101_LN7 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac1_MASK            0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_LN7_lut_mdac1_SHIFT           0

/***************************************************************************
 *DGSLUT011_REF0 - DGSLUT011_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT011_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT011_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT011_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT010_REF0 - DGSLUT010_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT010_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT010_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT010_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT001_REF0 - DGSLUT001_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT001_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT001_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT001_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT000_REF0 - DGSLUT000_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT000_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT000_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT000_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT111_REF0 - DGSLUT111_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT111_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT111_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT111_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT110_REF0 - DGSLUT110_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT110_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT110_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT110_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT101_REF0 - DGSLUT101_REF0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_REF0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT101_REF0 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT101_REF0 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT101_REF0 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF0_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT011_REF1 - DGSLUT011_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT011_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT011_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT011_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT011_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT011_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT010_REF1 - DGSLUT010_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT010_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT010_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT010_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT010_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT010_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT001_REF1 - DGSLUT001_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT001_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT001_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT001_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT001_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT001_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT000_REF1 - DGSLUT000_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT000_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT000_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT000_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT000_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT000_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT111_REF1 - DGSLUT111_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT111_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT111_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT111_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT111_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT111_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT110_REF1 - DGSLUT110_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT110_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT110_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT110_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT110_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT110_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLUT101_REF1 - DGSLUT101_REF1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLUT101_REF1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_reserved_for_eco0_MASK   0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_reserved_for_eco0_SHIFT  24

/* SWB_WFE_CORE0 :: DGSLUT101_REF1 :: lut_mdac3 [23:16] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac3_MASK           0x00ff0000
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac3_SHIFT          16

/* SWB_WFE_CORE0 :: DGSLUT101_REF1 :: lut_mdac2 [15:08] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac2_MASK           0x0000ff00
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac2_SHIFT          8

/* SWB_WFE_CORE0 :: DGSLUT101_REF1 :: lut_mdac1 [07:00] */
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac1_MASK           0x000000ff
#define BCHP_SWB_WFE_CORE0_DGSLUT101_REF1_lut_mdac1_SHIFT          0

/***************************************************************************
 *DGSLMS_PAIR0 - DGSLMS_PAIR0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reserved_for_eco0_MASK     0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reserved_for_eco0_SHIFT    24

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: reset_dgs1 [23:23] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs1_MASK            0x00800000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs1_SHIFT           23

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update1c [22:22] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1c_MASK              0x00400000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1c_SHIFT             22

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update1b [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1b_MASK              0x00200000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1b_SHIFT             21

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update1a [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1a_MASK              0x00100000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update1a_SHIFT             20

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: enable1 [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable1_MASK               0x00080000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable1_SHIFT              19

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: mu1 [18:16] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu1_MASK                   0x00070000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu1_SHIFT                  16

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: reset_dgs2 [15:15] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs2_MASK            0x00008000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs2_SHIFT           15

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update2c [14:14] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2c_MASK              0x00004000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2c_SHIFT             14

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update2b [13:13] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2b_MASK              0x00002000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2b_SHIFT             13

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update2a [12:12] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2a_MASK              0x00001000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update2a_SHIFT             12

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: enable2 [11:11] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable2_MASK               0x00000800
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable2_SHIFT              11

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: mu2 [10:08] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu2_MASK                   0x00000700
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu2_SHIFT                  8

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: reset_dgs3 [07:07] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs3_MASK            0x00000080
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_reset_dgs3_SHIFT           7

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update3c [06:06] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3c_MASK              0x00000040
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3c_SHIFT             6

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update3b [05:05] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3b_MASK              0x00000020
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3b_SHIFT             5

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: update3a [04:04] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3a_MASK              0x00000010
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_update3a_SHIFT             4

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: enable3 [03:03] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable3_MASK               0x00000008
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_enable3_SHIFT              3

/* SWB_WFE_CORE0 :: DGSLMS_PAIR0 :: mu3 [02:00] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu3_MASK                   0x00000007
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR0_mu3_SHIFT                  0

/***************************************************************************
 *DGSLMS_PAIR1 - DGSLMS_PAIR1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reserved_for_eco0_MASK     0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reserved_for_eco0_SHIFT    24

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: reset_dgs1 [23:23] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs1_MASK            0x00800000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs1_SHIFT           23

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update1c [22:22] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1c_MASK              0x00400000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1c_SHIFT             22

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update1b [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1b_MASK              0x00200000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1b_SHIFT             21

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update1a [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1a_MASK              0x00100000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update1a_SHIFT             20

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: enable1 [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable1_MASK               0x00080000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable1_SHIFT              19

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: mu1 [18:16] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu1_MASK                   0x00070000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu1_SHIFT                  16

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: reset_dgs2 [15:15] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs2_MASK            0x00008000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs2_SHIFT           15

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update2c [14:14] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2c_MASK              0x00004000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2c_SHIFT             14

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update2b [13:13] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2b_MASK              0x00002000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2b_SHIFT             13

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update2a [12:12] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2a_MASK              0x00001000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update2a_SHIFT             12

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: enable2 [11:11] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable2_MASK               0x00000800
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable2_SHIFT              11

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: mu2 [10:08] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu2_MASK                   0x00000700
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu2_SHIFT                  8

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: reset_dgs3 [07:07] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs3_MASK            0x00000080
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_reset_dgs3_SHIFT           7

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update3c [06:06] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3c_MASK              0x00000040
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3c_SHIFT             6

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update3b [05:05] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3b_MASK              0x00000020
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3b_SHIFT             5

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: update3a [04:04] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3a_MASK              0x00000010
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_update3a_SHIFT             4

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: enable3 [03:03] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable3_MASK               0x00000008
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_enable3_SHIFT              3

/* SWB_WFE_CORE0 :: DGSLMS_PAIR1 :: mu3 [02:00] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu3_MASK                   0x00000007
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR1_mu3_SHIFT                  0

/***************************************************************************
 *DGSLMS_PAIR2 - DGSLMS_PAIR2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reserved_for_eco0_MASK     0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reserved_for_eco0_SHIFT    24

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: reset_dgs1 [23:23] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs1_MASK            0x00800000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs1_SHIFT           23

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update1c [22:22] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1c_MASK              0x00400000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1c_SHIFT             22

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update1b [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1b_MASK              0x00200000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1b_SHIFT             21

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update1a [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1a_MASK              0x00100000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update1a_SHIFT             20

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: enable1 [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable1_MASK               0x00080000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable1_SHIFT              19

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: mu1 [18:16] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu1_MASK                   0x00070000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu1_SHIFT                  16

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: reset_dgs2 [15:15] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs2_MASK            0x00008000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs2_SHIFT           15

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update2c [14:14] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2c_MASK              0x00004000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2c_SHIFT             14

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update2b [13:13] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2b_MASK              0x00002000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2b_SHIFT             13

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update2a [12:12] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2a_MASK              0x00001000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update2a_SHIFT             12

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: enable2 [11:11] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable2_MASK               0x00000800
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable2_SHIFT              11

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: mu2 [10:08] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu2_MASK                   0x00000700
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu2_SHIFT                  8

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: reset_dgs3 [07:07] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs3_MASK            0x00000080
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_reset_dgs3_SHIFT           7

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update3c [06:06] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3c_MASK              0x00000040
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3c_SHIFT             6

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update3b [05:05] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3b_MASK              0x00000020
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3b_SHIFT             5

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: update3a [04:04] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3a_MASK              0x00000010
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_update3a_SHIFT             4

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: enable3 [03:03] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable3_MASK               0x00000008
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_enable3_SHIFT              3

/* SWB_WFE_CORE0 :: DGSLMS_PAIR2 :: mu3 [02:00] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu3_MASK                   0x00000007
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR2_mu3_SHIFT                  0

/***************************************************************************
 *DGSLMS_PAIR3 - DGSLMS_PAIR3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reserved_for_eco0_MASK     0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reserved_for_eco0_SHIFT    24

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: reset_dgs1 [23:23] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs1_MASK            0x00800000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs1_SHIFT           23

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update1c [22:22] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1c_MASK              0x00400000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1c_SHIFT             22

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update1b [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1b_MASK              0x00200000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1b_SHIFT             21

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update1a [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1a_MASK              0x00100000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update1a_SHIFT             20

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: enable1 [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable1_MASK               0x00080000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable1_SHIFT              19

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: mu1 [18:16] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu1_MASK                   0x00070000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu1_SHIFT                  16

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: reset_dgs2 [15:15] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs2_MASK            0x00008000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs2_SHIFT           15

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update2c [14:14] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2c_MASK              0x00004000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2c_SHIFT             14

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update2b [13:13] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2b_MASK              0x00002000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2b_SHIFT             13

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update2a [12:12] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2a_MASK              0x00001000
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update2a_SHIFT             12

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: enable2 [11:11] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable2_MASK               0x00000800
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable2_SHIFT              11

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: mu2 [10:08] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu2_MASK                   0x00000700
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu2_SHIFT                  8

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: reset_dgs3 [07:07] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs3_MASK            0x00000080
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_reset_dgs3_SHIFT           7

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update3c [06:06] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3c_MASK              0x00000040
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3c_SHIFT             6

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update3b [05:05] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3b_MASK              0x00000020
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3b_SHIFT             5

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: update3a [04:04] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3a_MASK              0x00000010
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_update3a_SHIFT             4

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: enable3 [03:03] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable3_MASK               0x00000008
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_enable3_SHIFT              3

/* SWB_WFE_CORE0 :: DGSLMS_PAIR3 :: mu3 [02:00] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu3_MASK                   0x00000007
#define BCHP_SWB_WFE_CORE0_DGSLMS_PAIR3_mu3_SHIFT                  0

/***************************************************************************
 *DGSLMS_REF - DGSLMS_REF
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSLMS_REF :: reserved_for_eco0 [31:24] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reserved_for_eco0_MASK       0xff000000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reserved_for_eco0_SHIFT      24

/* SWB_WFE_CORE0 :: DGSLMS_REF :: reset_dgs1 [23:23] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs1_MASK              0x00800000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs1_SHIFT             23

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update1c [22:22] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1c_MASK                0x00400000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1c_SHIFT               22

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update1b [21:21] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1b_MASK                0x00200000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1b_SHIFT               21

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update1a [20:20] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1a_MASK                0x00100000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update1a_SHIFT               20

/* SWB_WFE_CORE0 :: DGSLMS_REF :: enable1 [19:19] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable1_MASK                 0x00080000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable1_SHIFT                19

/* SWB_WFE_CORE0 :: DGSLMS_REF :: mu1 [18:16] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu1_MASK                     0x00070000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu1_SHIFT                    16

/* SWB_WFE_CORE0 :: DGSLMS_REF :: reset_dgs2 [15:15] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs2_MASK              0x00008000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs2_SHIFT             15

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update2c [14:14] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2c_MASK                0x00004000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2c_SHIFT               14

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update2b [13:13] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2b_MASK                0x00002000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2b_SHIFT               13

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update2a [12:12] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2a_MASK                0x00001000
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update2a_SHIFT               12

/* SWB_WFE_CORE0 :: DGSLMS_REF :: enable2 [11:11] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable2_MASK                 0x00000800
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable2_SHIFT                11

/* SWB_WFE_CORE0 :: DGSLMS_REF :: mu2 [10:08] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu2_MASK                     0x00000700
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu2_SHIFT                    8

/* SWB_WFE_CORE0 :: DGSLMS_REF :: reset_dgs3 [07:07] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs3_MASK              0x00000080
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_reset_dgs3_SHIFT             7

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update3c [06:06] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3c_MASK                0x00000040
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3c_SHIFT               6

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update3b [05:05] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3b_MASK                0x00000020
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3b_SHIFT               5

/* SWB_WFE_CORE0 :: DGSLMS_REF :: update3a [04:04] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3a_MASK                0x00000010
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_update3a_SHIFT               4

/* SWB_WFE_CORE0 :: DGSLMS_REF :: enable3 [03:03] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable3_MASK                 0x00000008
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_enable3_SHIFT                3

/* SWB_WFE_CORE0 :: DGSLMS_REF :: mu3 [02:00] */
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu3_MASK                     0x00000007
#define BCHP_SWB_WFE_CORE0_DGSLMS_REF_mu3_SHIFT                    0

/***************************************************************************
 *DGSCOEFD_PAIR0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR0 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR0_reserved0_MASK           0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR0_reserved0_SHIFT          28

/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR0 :: dgscoefd [27:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR0_dgscoefd_MASK            0x0fffffff
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR0_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFA_PAIR0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR0 :: reserved0 [31:04] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR0_reserved0_MASK           0xfffffff0
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR0_reserved0_SHIFT          4

/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR0 :: dgscoefd [03:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR0_dgscoefd_MASK            0x0000000f
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR0_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFD_PAIR1 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR1 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR1_reserved0_MASK           0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR1_reserved0_SHIFT          28

/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR1 :: dgscoefd [27:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR1_dgscoefd_MASK            0x0fffffff
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR1_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFA_PAIR1 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR1 :: reserved0 [31:04] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR1_reserved0_MASK           0xfffffff0
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR1_reserved0_SHIFT          4

/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR1 :: dgscoefd [03:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR1_dgscoefd_MASK            0x0000000f
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR1_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFD_PAIR2 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR2 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR2_reserved0_MASK           0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR2_reserved0_SHIFT          28

/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR2 :: dgscoefd [27:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR2_dgscoefd_MASK            0x0fffffff
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR2_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFA_PAIR2 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR2 :: reserved0 [31:04] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR2_reserved0_MASK           0xfffffff0
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR2_reserved0_SHIFT          4

/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR2 :: dgscoefd [03:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR2_dgscoefd_MASK            0x0000000f
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR2_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFD_PAIR3 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR3 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR3_reserved0_MASK           0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR3_reserved0_SHIFT          28

/* SWB_WFE_CORE0 :: DGSCOEFD_PAIR3 :: dgscoefd [27:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR3_dgscoefd_MASK            0x0fffffff
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_PAIR3_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFA_PAIR3 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR3 :: reserved0 [31:04] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR3_reserved0_MASK           0xfffffff0
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR3_reserved0_SHIFT          4

/* SWB_WFE_CORE0 :: DGSCOEFA_PAIR3 :: dgscoefd [03:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR3_dgscoefd_MASK            0x0000000f
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_PAIR3_dgscoefd_SHIFT           0

/***************************************************************************
 *DGSCOEFD_REF - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFD_REF :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_REF_reserved0_MASK             0xf0000000
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_REF_reserved0_SHIFT            28

/* SWB_WFE_CORE0 :: DGSCOEFD_REF :: dgscoefd [27:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_REF_dgscoefd_MASK              0x0fffffff
#define BCHP_SWB_WFE_CORE0_DGSCOEFD_REF_dgscoefd_SHIFT             0

/***************************************************************************
 *DGSCOEFA_REF - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: DGSCOEFA_REF :: reserved0 [31:04] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_REF_reserved0_MASK             0xfffffff0
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_REF_reserved0_SHIFT            4

/* SWB_WFE_CORE0 :: DGSCOEFA_REF :: dgscoefd [03:00] */
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_REF_dgscoefd_MASK              0x0000000f
#define BCHP_SWB_WFE_CORE0_DGSCOEFA_REF_dgscoefd_SHIFT             0

/***************************************************************************
 *LICCTL1 - LICCTL1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICCTL1 :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved0_MASK                  0xf0000000
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved0_SHIFT                 28

/* SWB_WFE_CORE0 :: LICCTL1 :: dout_enable [27:27] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_dout_enable_MASK                0x08000000
#define BCHP_SWB_WFE_CORE0_LICCTL1_dout_enable_SHIFT               27

/* SWB_WFE_CORE0 :: LICCTL1 :: reset_lic [26:26] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_reset_lic_MASK                  0x04000000
#define BCHP_SWB_WFE_CORE0_LICCTL1_reset_lic_SHIFT                 26

/* SWB_WFE_CORE0 :: LICCTL1 :: pn_enable [25:25] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_pn_enable_MASK                  0x02000000
#define BCHP_SWB_WFE_CORE0_LICCTL1_pn_enable_SHIFT                 25

/* SWB_WFE_CORE0 :: LICCTL1 :: bypass [24:24] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_bypass_MASK                     0x01000000
#define BCHP_SWB_WFE_CORE0_LICCTL1_bypass_SHIFT                    24

/* SWB_WFE_CORE0 :: LICCTL1 :: reserved_for_eco1 [23:23] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved_for_eco1_MASK          0x00800000
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved_for_eco1_SHIFT         23

/* SWB_WFE_CORE0 :: LICCTL1 :: leak_rate [22:20] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_leak_rate_MASK                  0x00700000
#define BCHP_SWB_WFE_CORE0_LICCTL1_leak_rate_SHIFT                 20

/* SWB_WFE_CORE0 :: LICCTL1 :: mu [19:16] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_mu_MASK                         0x000f0000
#define BCHP_SWB_WFE_CORE0_LICCTL1_mu_SHIFT                        16

/* SWB_WFE_CORE0 :: LICCTL1 :: reserved_for_eco2 [15:08] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved_for_eco2_MASK          0x0000ff00
#define BCHP_SWB_WFE_CORE0_LICCTL1_reserved_for_eco2_SHIFT         8

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln7 [07:07] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln7_MASK                    0x00000080
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln7_SHIFT                   7

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln6 [06:06] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln6_MASK                    0x00000040
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln6_SHIFT                   6

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln5 [05:05] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln5_MASK                    0x00000020
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln5_SHIFT                   5

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln4 [04:04] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln4_MASK                    0x00000010
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln4_SHIFT                   4

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln3 [03:03] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln3_MASK                    0x00000008
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln3_SHIFT                   3

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln2 [02:02] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln2_MASK                    0x00000004
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln2_SHIFT                   2

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln1 [01:01] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln1_MASK                    0x00000002
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln1_SHIFT                   1

/* SWB_WFE_CORE0 :: LICCTL1 :: sel_ln0 [00:00] */
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln0_MASK                    0x00000001
#define BCHP_SWB_WFE_CORE0_LICCTL1_sel_ln0_SHIFT                   0

/***************************************************************************
 *LICCTL2 - LICCTL2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICCTL2 :: reserved0 [31:21] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_reserved0_MASK                  0xffe00000
#define BCHP_SWB_WFE_CORE0_LICCTL2_reserved0_SHIFT                 21

/* SWB_WFE_CORE0 :: LICCTL2 :: update_dco [20:20] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update_dco_MASK                 0x00100000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update_dco_SHIFT                20

/* SWB_WFE_CORE0 :: LICCTL2 :: update19 [19:19] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update19_MASK                   0x00080000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update19_SHIFT                  19

/* SWB_WFE_CORE0 :: LICCTL2 :: update18 [18:18] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update18_MASK                   0x00040000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update18_SHIFT                  18

/* SWB_WFE_CORE0 :: LICCTL2 :: update17 [17:17] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update17_MASK                   0x00020000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update17_SHIFT                  17

/* SWB_WFE_CORE0 :: LICCTL2 :: update16 [16:16] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update16_MASK                   0x00010000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update16_SHIFT                  16

/* SWB_WFE_CORE0 :: LICCTL2 :: update15 [15:15] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update15_MASK                   0x00008000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update15_SHIFT                  15

/* SWB_WFE_CORE0 :: LICCTL2 :: update14 [14:14] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update14_MASK                   0x00004000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update14_SHIFT                  14

/* SWB_WFE_CORE0 :: LICCTL2 :: update13 [13:13] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update13_MASK                   0x00002000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update13_SHIFT                  13

/* SWB_WFE_CORE0 :: LICCTL2 :: update12 [12:12] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update12_MASK                   0x00001000
#define BCHP_SWB_WFE_CORE0_LICCTL2_update12_SHIFT                  12

/* SWB_WFE_CORE0 :: LICCTL2 :: update11 [11:11] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update11_MASK                   0x00000800
#define BCHP_SWB_WFE_CORE0_LICCTL2_update11_SHIFT                  11

/* SWB_WFE_CORE0 :: LICCTL2 :: update10 [10:10] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update10_MASK                   0x00000400
#define BCHP_SWB_WFE_CORE0_LICCTL2_update10_SHIFT                  10

/* SWB_WFE_CORE0 :: LICCTL2 :: update9 [09:09] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update9_MASK                    0x00000200
#define BCHP_SWB_WFE_CORE0_LICCTL2_update9_SHIFT                   9

/* SWB_WFE_CORE0 :: LICCTL2 :: update8 [08:08] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update8_MASK                    0x00000100
#define BCHP_SWB_WFE_CORE0_LICCTL2_update8_SHIFT                   8

/* SWB_WFE_CORE0 :: LICCTL2 :: update7 [07:07] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update7_MASK                    0x00000080
#define BCHP_SWB_WFE_CORE0_LICCTL2_update7_SHIFT                   7

/* SWB_WFE_CORE0 :: LICCTL2 :: update6 [06:06] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update6_MASK                    0x00000040
#define BCHP_SWB_WFE_CORE0_LICCTL2_update6_SHIFT                   6

/* SWB_WFE_CORE0 :: LICCTL2 :: update5 [05:05] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update5_MASK                    0x00000020
#define BCHP_SWB_WFE_CORE0_LICCTL2_update5_SHIFT                   5

/* SWB_WFE_CORE0 :: LICCTL2 :: update4 [04:04] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update4_MASK                    0x00000010
#define BCHP_SWB_WFE_CORE0_LICCTL2_update4_SHIFT                   4

/* SWB_WFE_CORE0 :: LICCTL2 :: update3 [03:03] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update3_MASK                    0x00000008
#define BCHP_SWB_WFE_CORE0_LICCTL2_update3_SHIFT                   3

/* SWB_WFE_CORE0 :: LICCTL2 :: update2 [02:02] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update2_MASK                    0x00000004
#define BCHP_SWB_WFE_CORE0_LICCTL2_update2_SHIFT                   2

/* SWB_WFE_CORE0 :: LICCTL2 :: update1 [01:01] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update1_MASK                    0x00000002
#define BCHP_SWB_WFE_CORE0_LICCTL2_update1_SHIFT                   1

/* SWB_WFE_CORE0 :: LICCTL2 :: update0 [00:00] */
#define BCHP_SWB_WFE_CORE0_LICCTL2_update0_MASK                    0x00000001
#define BCHP_SWB_WFE_CORE0_LICCTL2_update0_SHIFT                   0

/***************************************************************************
 *LICDCO0 - LICDCO0
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICDCO0 :: reserved_for_eco0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICDCO0_reserved_for_eco0_MASK          0xf0000000
#define BCHP_SWB_WFE_CORE0_LICDCO0_reserved_for_eco0_SHIFT         28

/* SWB_WFE_CORE0 :: LICDCO0 :: lic_dco_ln1 [27:16] */
#define BCHP_SWB_WFE_CORE0_LICDCO0_lic_dco_ln1_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_LICDCO0_lic_dco_ln1_SHIFT               16

/* SWB_WFE_CORE0 :: LICDCO0 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_LICDCO0_reserved_for_eco1_MASK          0x0000f000
#define BCHP_SWB_WFE_CORE0_LICDCO0_reserved_for_eco1_SHIFT         12

/* SWB_WFE_CORE0 :: LICDCO0 :: lic_dco_ln0 [11:00] */
#define BCHP_SWB_WFE_CORE0_LICDCO0_lic_dco_ln0_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_LICDCO0_lic_dco_ln0_SHIFT               0

/***************************************************************************
 *LICDCO1 - LICDCO1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICDCO1 :: reserved_for_eco0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICDCO1_reserved_for_eco0_MASK          0xf0000000
#define BCHP_SWB_WFE_CORE0_LICDCO1_reserved_for_eco0_SHIFT         28

/* SWB_WFE_CORE0 :: LICDCO1 :: lic_dco_ln3 [27:16] */
#define BCHP_SWB_WFE_CORE0_LICDCO1_lic_dco_ln3_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_LICDCO1_lic_dco_ln3_SHIFT               16

/* SWB_WFE_CORE0 :: LICDCO1 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_LICDCO1_reserved_for_eco1_MASK          0x0000f000
#define BCHP_SWB_WFE_CORE0_LICDCO1_reserved_for_eco1_SHIFT         12

/* SWB_WFE_CORE0 :: LICDCO1 :: lic_dco_ln2 [11:00] */
#define BCHP_SWB_WFE_CORE0_LICDCO1_lic_dco_ln2_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_LICDCO1_lic_dco_ln2_SHIFT               0

/***************************************************************************
 *LICDCO2 - LICDCO2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICDCO2 :: reserved_for_eco0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICDCO2_reserved_for_eco0_MASK          0xf0000000
#define BCHP_SWB_WFE_CORE0_LICDCO2_reserved_for_eco0_SHIFT         28

/* SWB_WFE_CORE0 :: LICDCO2 :: lic_dco_ln5 [27:16] */
#define BCHP_SWB_WFE_CORE0_LICDCO2_lic_dco_ln5_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_LICDCO2_lic_dco_ln5_SHIFT               16

/* SWB_WFE_CORE0 :: LICDCO2 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_LICDCO2_reserved_for_eco1_MASK          0x0000f000
#define BCHP_SWB_WFE_CORE0_LICDCO2_reserved_for_eco1_SHIFT         12

/* SWB_WFE_CORE0 :: LICDCO2 :: lic_dco_ln4 [11:00] */
#define BCHP_SWB_WFE_CORE0_LICDCO2_lic_dco_ln4_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_LICDCO2_lic_dco_ln4_SHIFT               0

/***************************************************************************
 *LICDCO3 - LICDCO3
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICDCO3 :: reserved_for_eco0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICDCO3_reserved_for_eco0_MASK          0xf0000000
#define BCHP_SWB_WFE_CORE0_LICDCO3_reserved_for_eco0_SHIFT         28

/* SWB_WFE_CORE0 :: LICDCO3 :: lic_dco_ln7 [27:16] */
#define BCHP_SWB_WFE_CORE0_LICDCO3_lic_dco_ln7_MASK                0x0fff0000
#define BCHP_SWB_WFE_CORE0_LICDCO3_lic_dco_ln7_SHIFT               16

/* SWB_WFE_CORE0 :: LICDCO3 :: reserved_for_eco1 [15:12] */
#define BCHP_SWB_WFE_CORE0_LICDCO3_reserved_for_eco1_MASK          0x0000f000
#define BCHP_SWB_WFE_CORE0_LICDCO3_reserved_for_eco1_SHIFT         12

/* SWB_WFE_CORE0 :: LICDCO3 :: lic_dco_ln6 [11:00] */
#define BCHP_SWB_WFE_CORE0_LICDCO3_lic_dco_ln6_MASK                0x00000fff
#define BCHP_SWB_WFE_CORE0_LICDCO3_lic_dco_ln6_SHIFT               0

/***************************************************************************
 *LICCOEFD - LIC coefficient data
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICCOEFD :: reserved0 [31:28] */
#define BCHP_SWB_WFE_CORE0_LICCOEFD_reserved0_MASK                 0xf0000000
#define BCHP_SWB_WFE_CORE0_LICCOEFD_reserved0_SHIFT                28

/* SWB_WFE_CORE0 :: LICCOEFD :: coefd [27:00] */
#define BCHP_SWB_WFE_CORE0_LICCOEFD_coefd_MASK                     0x0fffffff
#define BCHP_SWB_WFE_CORE0_LICCOEFD_coefd_SHIFT                    0

/***************************************************************************
 *LICCOEFA - LIC coefficient address
 ***************************************************************************/
/* SWB_WFE_CORE0 :: LICCOEFA :: reserved0 [31:08] */
#define BCHP_SWB_WFE_CORE0_LICCOEFA_reserved0_MASK                 0xffffff00
#define BCHP_SWB_WFE_CORE0_LICCOEFA_reserved0_SHIFT                8

/* SWB_WFE_CORE0 :: LICCOEFA :: coefa [07:00] */
#define BCHP_SWB_WFE_CORE0_LICCOEFA_coefa_MASK                     0x000000ff
#define BCHP_SWB_WFE_CORE0_LICCOEFA_coefa_SHIFT                    0

/***************************************************************************
 *AGCCTL2 - AGC Control 2
 ***************************************************************************/
/* SWB_WFE_CORE0 :: AGCCTL2 :: reserved0 [31:08] */
#define BCHP_SWB_WFE_CORE0_AGCCTL2_reserved0_MASK                  0xffffff00
#define BCHP_SWB_WFE_CORE0_AGCCTL2_reserved0_SHIFT                 8

/* SWB_WFE_CORE0 :: AGCCTL2 :: REG_AGC_DZ_RANGE [07:02] */
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_DZ_RANGE_MASK           0x000000fc
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_DZ_RANGE_SHIFT          2

/* SWB_WFE_CORE0 :: AGCCTL2 :: REG_AGC_LOG2_BYP [01:01] */
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_LOG2_BYP_MASK           0x00000002
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_LOG2_BYP_SHIFT          1

/* SWB_WFE_CORE0 :: AGCCTL2 :: REG_AGC_LFSR_EN [00:00] */
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_LFSR_EN_MASK            0x00000001
#define BCHP_SWB_WFE_CORE0_AGCCTL2_REG_AGC_LFSR_EN_SHIFT           0

/***************************************************************************
 *AGCCTL1 - AGC Control 1
 ***************************************************************************/
/* SWB_WFE_CORE0 :: AGCCTL1 :: reserved0 [31:26] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_reserved0_MASK                  0xfc000000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_reserved0_SHIFT                 26

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_LA_FRZ [25:25] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_FRZ_MASK             0x02000000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_FRZ_SHIFT            25

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_LA_BYP [24:24] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_BYP_MASK             0x01000000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_BYP_SHIFT            24

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_LA_BETA [23:21] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_BETA_MASK            0x00e00000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LA_BETA_SHIFT           21

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_LF_K1 [20:17] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LF_K1_MASK              0x001e0000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LF_K1_SHIFT             17

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_LF_FRZ [16:16] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LF_FRZ_MASK             0x00010000
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_LF_FRZ_SHIFT            16

/* SWB_WFE_CORE0 :: AGCCTL1 :: REG_AGC_THR [15:00] */
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_THR_MASK                0x0000ffff
#define BCHP_SWB_WFE_CORE0_AGCCTL1_REG_AGC_THR_SHIFT               0

/***************************************************************************
 *REG_AGC_LF_INT_WDATA - Shift accumulator integrator write data (tc8.26)
 ***************************************************************************/
/* SWB_WFE_CORE0 :: REG_AGC_LF_INT_WDATA :: REG_AGC_LF_INT_WDATA [31:00] */
#define BCHP_SWB_WFE_CORE0_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_SWB_WFE_CORE0_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_SHIFT 0

/***************************************************************************
 *REG_AGC_LA_INT_WDATA - Leaky averager integrator write data (tc1.31)
 ***************************************************************************/
/* SWB_WFE_CORE0 :: REG_AGC_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [31:00] */
#define BCHP_SWB_WFE_CORE0_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_SWB_WFE_CORE0_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0

#endif /* #ifndef BCHP_SWB_WFE_CORE0_H__ */

/* End of File */
