<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="815">Athlon 64</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Athlon 64</h1>
<hr/>

<p>The <strong>Athlon 64</strong> is an eighth-generation, <a class="uri" href="AMD64" title="wikilink">AMD64</a>-architecture <a class="uri" href="microprocessor" title="wikilink">microprocessor</a> produced by <a class="uri" href="AMD" title="wikilink">AMD</a>, released on September 23, 2003.<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> It is the third processor to bare the name <em><a class="uri" href="Athlon" title="wikilink">Athlon</a></em>, and the immediate successor to the <a href="Athlon_XP" title="wikilink">Athlon XP</a>.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> The second processor (after the <a class="uri" href="Opteron" title="wikilink">Opteron</a>) to implement AMD64 architecture and the first <a class="uri" href="64-bit" title="wikilink">64-bit</a> processor targeted at the average consumer,<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> it was AMD's primary consumer microprocessor, and competes primarily with <a class="uri" href="Intel" title="wikilink">Intel</a>'s <a href="Pentium_4" title="wikilink">Pentium 4</a>, especially the "Prescott" and "Cedar Mill" core revisions. It is AMD's first <a href="AMD_K8" title="wikilink">K8</a>, eighth-generation processor core for desktop and mobile computers.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a> Despite being natively 64-bit, the AMD64 architecture is backward-compatible with 32-bit <a class="uri" href="x86" title="wikilink">x86</a> instructions.<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> Athlon 64s have been produced for <a href="Socket_754" title="wikilink">Socket 754</a>, <a href="Socket_939" title="wikilink">Socket 939</a>, <a href="Socket_940" title="wikilink">Socket 940</a> and <a href="Socket_AM2" title="wikilink">Socket AM2</a>. The line was succeeded by the dual-core <a href="Athlon_64_X2" title="wikilink">Athlon 64 X2</a> and <a href="Athlon_X2" title="wikilink">Athlon X2</a> lines.</p>
<h2 id="background">Background</h2>

<p> The Athlon 64 was originally codenamed <em>ClawHammer</em> by AMD,<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a> and was referred to as such internally and in press releases. The first Athlon 64 FX was based on the first <a class="uri" href="Opteron" title="wikilink">Opteron</a> core, <em>SledgeHammer</em>. Both cores, produced on a 130 <a class="uri" href="nanometer" title="wikilink">nanometer</a> process, were first introduced on September 23, 2003. The models first available were the FX-51, fitting Socket 940, and the 3200+, fitting Socket 754.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a> Like the Opteron, on which it was based, the Athlon FX-51 required buffered <a href="Random_access_memory" title="wikilink">RAM</a>, increasing the final cost of an upgrade.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> The week of the Athlon 64's launch, Intel released the <a href="Pentium_4" title="wikilink">Pentium 4</a> Extreme Edition, a CPU designed to compete with the Athlon 64 FX.<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a> The Extreme Edition was widely considered a marketing ploy to draw publicity away from AMD, and was quickly nicknamed among some circles the "Emergency Edition".<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a> Despite a very strong demand for the chip, AMD experienced early manufacturing difficulties that made it difficult to deliver Athlon 64s in quantity. In the early months of the Athlon 64 lifespan, AMD could only produce 100,000 chips per month.<a class="footnoteRef" href="#fn11" id="fnref11"><sup>11</sup></a> However, it was very competitive in terms of performance to the Pentium 4, with magazine <a href="PC_World_(magazine)" title="wikilink">PC World</a> calling it the "fastest yet".<a class="footnoteRef" href="#fn12" id="fnref12"><sup>12</sup></a> "Newcastle" was released soon after ClawHammer, with half the Level 2 <a href="CPU_cache" title="wikilink">cache</a>.<a class="footnoteRef" href="#fn13" id="fnref13"><sup>13</sup></a></p>
<h3 id="single-core-athlon-64">Single-core Athlon 64</h3>

<p>All of the 64-bit processors sold by AMD so far have their genesis in the <em>K8</em> or <em>Hammer</em> project. On June 1, 2004, AMD released new versions of both the ClawHammer and Newcastle core revisions for the newly introduced <a href="Socket_939" title="wikilink">Socket 939</a>, an altered <a href="Socket_940" title="wikilink">Socket 940</a> without the need for buffered memory.<a class="footnoteRef" href="#fn14" id="fnref14"><sup>14</sup></a> Socket 939 offered two main improvements over Socket 754: the <a href="memory_controller" title="wikilink">memory controller</a> was altered with <a href="dual-channel_architecture" title="wikilink">dual-channel architecture</a>,<a class="footnoteRef" href="#fn15" id="fnref15"><sup>15</sup></a> doubling peak memory bandwidth, and the <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> bus was increased in speed from 800 MHz to 1000 MHz.<a class="footnoteRef" href="#fn16" id="fnref16"><sup>16</sup></a> Socket 939 also was introduced in the FX series in the form of the FX-55.<a class="footnoteRef" href="#fn17" id="fnref17"><sup>17</sup></a> At the same time, AMD also began to ship the "Winchester" core, based on a 90 nanometer process.</p>

<p>Core revisions "Venice" and "San Diego" succeeded all previous revisions on April 15, 2005. Venice, the lower-end part, was produced for both Sockets 754 and 939, and included 512 <a href="Kilobyte" title="wikilink">KB</a> of L2 cache.<a class="footnoteRef" href="#fn18" id="fnref18"><sup>18</sup></a> San Diego, the higher-end chip, was produced only for Socket 939 and doubled Venice's L2 cache to 1 <a href="Megabyte" title="wikilink">MB</a>.<a class="footnoteRef" href="#fn19" id="fnref19"><sup>19</sup></a> Both were produced on the 90 nm fabrication process.<a class="footnoteRef" href="#fn20" id="fnref20"><sup>20</sup></a> Both also included support for the <a class="uri" href="SSE3" title="wikilink">SSE3</a> instruction set,<a class="footnoteRef" href="#fn21" id="fnref21"><sup>21</sup></a> a new feature that had been included in the rival <a href="Pentium_4" title="wikilink">Pentium 4</a> since the release of the Prescott core in February 2004.<a class="footnoteRef" href="#fn22" id="fnref22"><sup>22</sup></a> In addition, AMD overhauled the memory controller for this revision, resulting in performance improvements as well as support for newer DDR RAM.<a class="footnoteRef" href="#fn23" id="fnref23"><sup>23</sup></a></p>
<h3 id="dual-core-athlon-64">Dual-core Athlon 64</h3>

<p>On April 21, 2005, less than a week after the release of Venice and San Diego, AMD announced its next addition to the Athlon 64 line, the <a href="Athlon_64_X2" title="wikilink">Athlon 64 X2</a>.<a class="footnoteRef" href="#fn24" id="fnref24"><sup>24</sup></a> Released on May 31, 2005,<a class="footnoteRef" href="#fn25" id="fnref25"><sup>25</sup></a> it also initially had two different core revisions available to the public, Manchester and Toledo, the only appreciable difference between them being the amount of L2 cache.<a class="footnoteRef" href="#fn26" id="fnref26"><sup>26</sup></a> Both were released only for Socket 939.<a class="footnoteRef" href="#fn27" id="fnref27"><sup>27</sup></a> The Athlon 64 X2 was received very well by reviewers and the general public, with a general consensus emerging that AMD's implementation of <a href="Multi-core_(computing)" title="wikilink">multi-core</a> was superior to that of the competing <a href="Pentium_D" title="wikilink">Pentium D</a>.<a class="footnoteRef" href="#fn28" id="fnref28"><sup>28</sup></a><a class="footnoteRef" href="#fn29" id="fnref29"><sup>29</sup></a> Some felt initially that the X2 would cause market confusion with regard to price points since the new processor was targeted at the same "enthusiast," US$350 and above market<a class="footnoteRef" href="#fn30" id="fnref30"><sup>30</sup></a> already occupied by AMD's existing socket 939 Athlon 64s.<a class="footnoteRef" href="#fn31" id="fnref31"><sup>31</sup></a> AMD's official breakdown of the chips placed the Athlon X2 aimed at a segment they called the "prosumer", along with digital media fans.<a class="footnoteRef" href="#fn32" id="fnref32"><sup>32</sup></a> The Athlon 64 was targeted at the mainstream consumer, and the Athlon FX at gamers. The <a class="uri" href="Sempron" title="wikilink">Sempron</a> budget processor was targeted at value-conscious consumers.<a class="footnoteRef" href="#fn33" id="fnref33"><sup>33</sup></a> Following the launch of the Athlon 64 X2, AMD surpassed Intel in US retail sales for a period of time, although Intel retained overall market leadership because of its exclusive relationships with direct sellers such as Dell.<a class="footnoteRef" href="#fn34" id="fnref34"><sup>34</sup></a></p>
<h3 id="ddr2">DDR2</h3>

<p>The Athlon 64 had been maligned by some critics for some time because of its lack of support for <a href="DDR2_SDRAM" title="wikilink">DDR2 SDRAM</a>, an emerging technology that had been adopted much earlier by Intel.<a class="footnoteRef" href="#fn35" id="fnref35"><sup>35</sup></a> AMD's official position was that the <a href="CAS_latency" title="wikilink">CAS latency</a> on DDR2 had not progressed to a point where it would be advantageous for the consumer to adopt it.<a class="footnoteRef" href="#fn36" id="fnref36"><sup>36</sup></a> AMD finally remedied this gap with the "Orleans" core revision, the first Athlon 64 to fit <a href="Socket_AM2" title="wikilink">Socket AM2</a>, released on May 23, 2006.<a class="footnoteRef" href="#fn37" id="fnref37"><sup>37</sup></a> "Windsor", an Athlon 64 X2 revision for Socket AM2, was released concurrently. Both Orleans and Windsor have either 512 <a href="Kilobyte" title="wikilink">KB</a> or 1 <a href="Megabyte" title="wikilink">MB</a> of L2 cache per core.<a class="footnoteRef" href="#fn38" id="fnref38"><sup>38</sup></a> The Athlon 64 FX-62 was also released concurrently on the Socket AM2 platform.<a class="footnoteRef" href="#fn39" id="fnref39"><sup>39</sup></a> Socket AM2 also consumes less power than previous platforms, and supports <a class="uri" href="AMD-V" title="wikilink">AMD-V</a>.<a class="footnoteRef" href="#fn40" id="fnref40"><sup>40</sup></a></p>

<p>The memory controller used in all DDR2 SDRAM capable processors (Socket AM2), has extended column address range of 11 columns instead of conventional 10 columns, and the support of 16 KB page size, with at most 2048 individual entries supported. An <a class="uri" href="OCZ" title="wikilink">OCZ</a> unbuffered DDR2 kit, optimized for <a class="uri" href="64-bit" title="wikilink">64-bit</a> <a href="operating_systems" title="wikilink">operating systems</a>, was released to exploit the functionality provided by the memory controller in socket AM2 processors, allowing the memory controller to stay longer on the same page, thus benefitting graphics intensive applications.<a class="footnoteRef" href="#fn41" id="fnref41"><sup>41</sup></a></p>
<h3 id="moving-to-the-subnotebook-space">Moving to the subnotebook space</h3>

<p>The Athlon architecture was further extended with the release of <strong>Athlon Neo</strong> processors on January 9, 2009. Based on the same architecture as the other Athlon 64 variants, the new processor features a small package footprint targeting <a href="Subnotebook" title="wikilink">Ultra-portable notebook</a> market.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>AMD Athlon 64 processor family</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>Logo</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>Code-named</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>Athlon 64 logo as of 2003</figcaption>
</figure></td>
</tr>
<tr class="even">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>Athlon 64 FX logo as of 2003</figcaption>
</figure></td>
</tr>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>Athlon 64 logo as of 2008</figcaption>
</figure></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><small>* <a href="Athlon_X2" title="wikilink">Athlon X2</a> with one cache disabled<br/>
<a href="List_of_AMD_Athlon_64_microprocessors" title="wikilink">List of AMD Athlon 64 microprocessors</a></small></p></td>
</tr>
</tbody>
</table>
<h2 id="features">Features</h2>

<p>There are four variants: <em>Athlon 64</em>, <em>Athlon 64 FX</em>, <em>Mobile Athlon 64</em> (later renamed "<a href="Turion_64" title="wikilink">Turion 64</a>") and the dual-core <em><a href="Athlon_64_X2" title="wikilink">Athlon 64 X2</a></em>.<a class="footnoteRef" href="#fn42" id="fnref42"><sup>42</sup></a> Common among the Athlon 64 line are a variety of instruction sets including <a href="MMX_(instruction_set)" title="wikilink">MMX</a>, <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, and <a class="uri" href="SSE3" title="wikilink">SSE3</a>.<a class="footnoteRef" href="#fn43" id="fnref43"><sup>43</sup></a> All Athlon 64s also support the <a href="NX_bit" title="wikilink">NX bit</a>, a security feature named "Enhanced Virus Protection" by AMD.<a class="footnoteRef" href="#fn44" id="fnref44"><sup>44</sup></a> And as implementations of the AMD64 architecture, all Athlon 64 variants are able to run <a href="16_bit" title="wikilink">16 bit</a>, 32 bit <a class="uri" href="x86" title="wikilink">x86</a>, and <a class="uri" href="AMD64" title="wikilink">AMD64</a> <a href="machine_code" title="wikilink">code</a>, through two different modes the processor can run in: "<a href="Legacy_mode" title="wikilink">Legacy mode</a>" and "long mode". Legacy mode runs 16-bit and 32-bit programs natively, and long mode runs 64-bit programs natively, but also allows for 32-bit programs running inside a 64-bit <a href="operating_system" title="wikilink">operating system</a>.<a class="footnoteRef" href="#fn45" id="fnref45"><sup>45</sup></a> All Athlon 64 processors feature 128 <a href="Kilobyte" title="wikilink">Kilobytes</a> of level 1 cache, and at least 512 KB of level 2 cache.<a class="footnoteRef" href="#fn46" id="fnref46"><sup>46</sup></a></p>
<h3 id="on-die-memory-controller">On-die memory controller</h3>

<p>The Athlon 64 features an on-die memory controller,<a class="footnoteRef" href="#fn47" id="fnref47"><sup>47</sup></a> a feature previously seen on only the <a href="Transmeta_Crusoe" title="wikilink">Transmeta Crusoe</a>. Not only does this mean the controller runs at the same clock rate as the CPU itself, it also means the electrical signals have a shorter physical distance to travel compared to the old <a href="northbridge_(computing)" title="wikilink">northbridge</a> interfaces.<a class="footnoteRef" href="#fn48" id="fnref48"><sup>48</sup></a> The result is a significant reduction in latency (response time) for access requests to main memory.<a class="footnoteRef" href="#fn49" id="fnref49"><sup>49</sup></a> The lower latency was often cited as one of the advantages of the Athlon 64's architecture over those of its competitors at the time.<a class="footnoteRef" href="#fn50" id="fnref50"><sup>50</sup></a></p>
<h3 id="memory-and-ht-northbridge-buses">Memory and HT Northbridge buses</h3>

<p>As the memory controller is integrated onto the CPU die, there is no FSB for the system memory to base its speed upon.<a class="footnoteRef" href="#fn51" id="fnref51"><sup>51</sup></a> Instead, system memory speed is obtained by using the following formula (using the <a href="Floor_function#The_ceiling_function" title="wikilink">ceiling function</a>):<a class="footnoteRef" href="#fn52" id="fnref52"><sup>52</sup></a></p>

<p>

<math display="block" id="Athlon_64:0">
 <semantics>
  <mrow>
   <mfrac>
    <mrow>
     <mpadded width="+3.3pt">
      <mi>CPU</mi>
     </mpadded>
     <mi>speed</mi>
    </mrow>
    <mrow>
     <mo>⌈</mo>
     <mfrac>
      <mrow>
       <mpadded width="+3.3pt">
        <mi>CPU</mi>
       </mpadded>
       <mi>multiplier</mi>
      </mrow>
      <mrow>
       <mpadded width="+3.3pt">
        <mi>DRAM</mi>
       </mpadded>
       <mi>divider</mi>
      </mrow>
     </mfrac>
     <mo>⌉</mo>
    </mrow>
   </mfrac>
   <mo>=</mo>
   <mrow>
    <mpadded width="+3.3pt">
     <mi>DRAM</mi>
    </mpadded>
    <mi>speed</mi>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <apply>
     <divide></divide>
     <apply>
      <times></times>
      <ci>CPU</ci>
      <ci>speed</ci>
     </apply>
     <apply>
      <ceiling></ceiling>
      <apply>
       <divide></divide>
       <apply>
        <times></times>
        <ci>CPU</ci>
        <ci>multiplier</ci>
       </apply>
       <apply>
        <times></times>
        <ci>DRAM</ci>
        <ci>divider</ci>
       </apply>
      </apply>
     </apply>
    </apply>
    <apply>
     <times></times>
     <ci>DRAM</ci>
     <ci>speed</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \frac{\mathrm{CPU~{}speed}}{\left\lceil\frac{\mathrm{CPU~{}multiplier}}{%
\mathrm{DRAM~{}divider}}\right\rceil}=\mathrm{DRAM~{}speed}
  </annotation>
 </semantics>
</math>

</p>

<p>In simpler terms, the memory is always running at a set fraction of the CPU speed, with the divisor being a whole number. A 'FSB' figure is still used to determine the CPU speed, but the RAM speed is no longer directly related to this 'FSB' figure (known otherwise as the LDT).</p>

<p>A second bus, the northbridge, connected the CPU to the chipset and device attachment bus (PCIe, AGP, PCI). This was implemented using a new high-performance standard, <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a>. AMD attempted, with some success, to make this an industry standard. It was also useful in building multi-processor systems without additional glue chips.</p>
<h3 id="translation-lookaside-buffers">Translation Lookaside Buffers</h3>

<p><a href="Translation_Lookaside_Buffer" title="wikilink">Translation Lookaside Buffers</a> (TLBs) have also been enlarged (40 4k/2M/4M entries in L1 cache, 512 4k entries),<a class="footnoteRef" href="#fn53" id="fnref53"><sup>53</sup></a> with reduced latencies and improved branch prediction, with four times the number of bimodal counters in the global history counter.<a class="footnoteRef" href="#fn54" id="fnref54"><sup>54</sup></a> This and other architectural enhancements, especially as regards SSE implementation, improve instruction per cycle (<a href="Instructions_Per_Clock" title="wikilink">IPC</a>) performance over the previous Athlon XP generation.<a class="footnoteRef" href="#fn55" id="fnref55"><sup>55</sup></a> To make this easier for consumers to understand, AMD has chosen to market the Athlon 64 using a <a href="Performance_Rating" title="wikilink">PR</a> (Performance Rating) system, where the numbers roughly map to Pentium 4 performance equivalents, rather than actual clock speed.<a class="footnoteRef" href="#fn56" id="fnref56"><sup>56</sup></a></p>
<h3 id="coolnquiet">Cool'n'Quiet</h3>

<p>Athlon 64 also features <a href="Central_processing_unit" title="wikilink">CPU</a> speed throttling technology branded <em><a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a></em>, a feature similar to Intel's <em><a class="uri" href="SpeedStep" title="wikilink">SpeedStep</a></em> that can throttle the processor's clock speed back to facilitate lower power consumption and heat production.<a class="footnoteRef" href="#fn57" id="fnref57"><sup>57</sup></a> When the user is running undemanding applications and the load on the processor is light, the processor's clock speed and voltage are reduced. This in turn reduces its peak power consumption (max TDP set at 89 W by AMD) to as low as 32 W (<a href="stepping_(version_numbers)" title="wikilink">stepping</a> C0, clock speed reduced to 800 MHz) or 22W (stepping CG, clock speed reduced to 1 GHz). The Athlon 64 also has an <a href="Integrated_Heat_Spreader" title="wikilink">Integrated Heat Spreader</a> (IHS) which prevents the CPU die from accidentally being damaged when mounting and unmounting heat sinks. With prior AMD CPUs a <a href="CPU_shim" title="wikilink">CPU shim</a> could be used by people worried about damaging the die.</p>
<h3 id="nx-bit">NX bit</h3>

<p>The <a href="NX_bit" title="wikilink">No Execute bit (NX bit)</a> supported by <a href="Windows_XP" title="wikilink">Windows XP</a> Service Pack 2 and future versions of Windows, <a class="uri" href="Linux" title="wikilink">Linux</a> 2.6.8 and higher and <a class="uri" href="FreeBSD" title="wikilink">FreeBSD</a> 5.3 and higher is also included, for improved protection from malicious buffer overflow security threats. Hardware-set permission levels make it much more difficult for malicious code to take control of the system. It is intended to make <a href="64-bit_computing" title="wikilink">64-bit computing</a> a more secure environment.</p>
<h3 id="semiconductor-technology">Semiconductor Technology</h3>

<p>The Athlon 64 CPUs have been produced with 130 nm and 90 nm <a href="Silicon_on_insulator" title="wikilink">SOI</a> process technologies.<a class="footnoteRef" href="#fn58" id="fnref58"><sup>58</sup></a> All of the latest chips (Winchester, Venice and San Diego models) are on 90 nm. The Venice and San Diego models also incorporate dual stress liner technology<a class="footnoteRef" href="#fn59" id="fnref59"><sup>59</sup></a> (an amalgam of <a href="strained_silicon" title="wikilink">strained silicon</a> and 'squeezed silicon', the latter of which is not actually a technology) co-developed with IBM.<a class="footnoteRef" href="#fn60" id="fnref60"><sup>60</sup></a></p>
<h2 id="processor-cores">Processor cores</h2>
<h3 id="athlon-64-fx">Athlon 64 FX</h3>

<p>The Athlon 64 FX is positioned as a hardware enthusiast product, marketed by AMD especially toward <a href="gamer" title="wikilink">gamers</a>.<a class="footnoteRef" href="#fn61" id="fnref61"><sup>61</sup></a> Unlike the standard Athlon 64, all of the Athlon 64 FX processors have their multipliers completely unlocked.<a class="footnoteRef" href="#fn62" id="fnref62"><sup>62</sup></a> Starting with the FX-60, the FX line became dual-core. <a class="footnoteRef" href="#fn63" id="fnref63"><sup>63</sup></a> The FX always has the highest clock speed of all Athlons at its release.<a class="footnoteRef" href="#fn64" id="fnref64"><sup>64</sup></a> From FX-70 onwards, the line of processors will also support dual-processor setup with <a href="Non-uniform_memory_access" title="wikilink">NUMA</a>, named <a href="AMD_Quad_FX_platform" title="wikilink">AMD Quad FX platform</a>.</p>
<h3 id="athlon-64-x2">Athlon 64 X2</h3>

<p>The Athlon 64 X2 is the first <a href="multi-core_(computing)" title="wikilink">dual-core</a> <a href="desktop_computer" title="wikilink">desktop</a> <a href="Central_processing_unit" title="wikilink">CPU</a> manufactured by <a class="uri" href="AMD" title="wikilink">AMD</a>. In 2007, AMD released two final Athlon 64 X2 versions: the AMD Athlon 64 X2 6400+ and 5000+ Black Editions. Both processors feature an unlocked multiplier, which allows for a large range of overclocked settings. The 6400+ is based on a 90 nm Windsor core (3.2 GHz, 2x1MB L2, 125W TDP) while the 5000+ is based on a 65 nm Brisbane core (2.6 GHz, 2x512KB L2, 65W TDP). These Black Edition processors are available at retail, but AMD does not include heatsinks in the retail package.</p>
<h3 id="turion-64-formerly-mobile-athlon-64">Turion 64 (formerly Mobile Athlon 64)</h3>

<p>  Previously introduced as "Mobile Athlon 64", <strong>Turion 64</strong> is now the <a href="brand_name" title="wikilink">brand name</a> <a class="uri" href="AMD" title="wikilink">AMD</a> applies to its 64-bit low-power consumption (<em>mobile</em>) <a href="Central_Processing_Unit" title="wikilink">processors</a>. The <a href="Turion_64" title="wikilink">Turion 64</a> and <a href="Turion_64_X2" title="wikilink">Turion 64 X2</a> processors compete with <a class="uri" href="Intel" title="wikilink">Intel</a>'s mobile processors, initially the <em><a href="Pentium_M" title="wikilink">Pentium M</a></em> and later the <a href="Intel_Core" title="wikilink">Intel Core</a> and <a href="Intel_Core_2" title="wikilink">Intel Core 2</a> processors.</p>

<p>Earlier Turion 64 processors are compatible with AMD's <a href="Socket_754" title="wikilink">Socket 754</a>. The newer "Richmond" models are designed for AMD's <a href="Socket_S1" title="wikilink">Socket S1</a>. They are equipped with 512 or 1024 <a href="Kilobyte" title="wikilink">KB</a> of L2 cache, a 64-bit single channel on-die memory controller, and an 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> bus. Battery saving features, like <em><a class="uri" href="PowerNow!" title="wikilink">PowerNow!</a></em>, are central to the marketing and usefulness of these CPUs.</p>
<h4 id="model-naming-methodology">Model naming methodology</h4>

<p>The model naming scheme does not make it obvious how to compare one Turion with another, or even an Athlon 64. The model name is two letters, a dash, and a two digit number (for example, ML-34). The two letters together designate a processor class, while the number represents a <a href="PR_rating" title="wikilink">PR rating</a>. The first letter is M for single core processors and T for dual core <a href="Turion_64_X2" title="wikilink">Turion 64 X2</a> processors. The later in the alphabet that the second letter appears, the more the model has been designed for mobility (frugal power consumption). Take for instance, an MT-30 and an ML-34. Since the T in the MT-30 is later in the alphabet than the L in ML-34, the MT-30 consumes less power than the ML-34. But since 34 is greater than 30, the ML-34 is faster than the MT-30.</p>
<h3 id="athlon-neo">Athlon Neo</h3>

<p>With 27 mm × 27 mm in size and 2.5 mm in thickness, the Athlon Neo processors utilize a new package called "ASB1", essentially a <a href="Ball_grid_array" title="wikilink">BGA</a> package, for smaller footprint to allow smaller designs for notebooks and lowering the cost. The clock of the processors is significantly lower than desktop and other mobile counterparts to reach a low TDP, at 15W maximum for a single core x86-64 CPU at 1.6 GHz. The Athlon Neo processors are equipped with 512 KB of L2 cache and HyperTransport 1.0 running at 800 MHz frequency.</p>
<h2 id="sockets">Sockets</h2>
<ul>
<li><a href="Socket_754" title="wikilink">Socket 754</a>: The Athlon 64 value/budget line, 64-bit memory interface (Single-Channel)</li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>: Athlon 64 performance line, <a href="Athlon_64_X2" title="wikilink">Athlon 64 X2s</a>, and newer Athlon 64 FXs, <a class="uri" href="Opteron" title="wikilink">Opteron</a>, 128-bit memory interface (<a class="uri" href="Dual-channel" title="wikilink">Dual-channel</a>)</li>
<li><a href="Socket_940" title="wikilink">Socket 940</a>: <a class="uri" href="Opteron" title="wikilink">Opteron</a> and old Athlon 64 FX, 128-bit memory interface - requires registered DDR memory</li>
<li><a href="Socket_AM2" title="wikilink">Socket AM2</a>: Athlon 64/Athlon 64 FX/Athlon 64 X2/<a class="uri" href="Sempron" title="wikilink">Sempron</a>, 940 Pins (Not compatible with Socket 940); the first AMD socket to use <a href="DDR2_SDRAM" title="wikilink">DDR2 SDRAM</a>.</li>
<li><a href="Socket_F" title="wikilink">Socket F</a>: Opteron, 1207 Pins</li>
<li><a href="Socket_F#1207_FX" title="wikilink">Socket F (1207 FX)</a>: Athlon 64 FX on <a href="AMD_Quad_FX_platform" title="wikilink">AMD Quad FX platform</a>, also compatible for dual-processor <a class="uri" href="Opteron" title="wikilink">Opteron</a> 2200 series<a class="footnoteRef" href="#fn65" id="fnref65"><sup>65</sup></a></li>
</ul>

<p>At the introduction of Athlon 64 in September 2003, only Socket 754 and Socket 940 (Opteron) were ready and available. The onboard memory controller was not capable of running unbuffered (non-registered) memory in dual-channel mode at the time of release; as a stopgap measure, they introduced the Athlon 64 on Socket 754, and brought out a non-multiprocessor version of the Opteron called the Athlon 64 FX, as a multiplier unlocked enthusiast part for Socket 940, comparable to Intel's Pentium 4 Extreme Edition for the high end market.</p>

<p>In June 2004, AMD released Socket 939 as the mainstream Athlon 64 with dual-channel memory interface, leaving Socket 940 solely for the server market (Opterons), and relegating Socket 754 as a value/budget line, for Semprons and slower versions of the Athlon 64. Eventually Socket 754 replaced <a href="Socket_A" title="wikilink">Socket A</a> for Semprons.</p>

<p>In May 2006, AMD released Socket AM2, which provided support for the DDR2 memory interface. Also, this marked the release of <a class="uri" href="AMD-V" title="wikilink">AMD-V</a>.</p>

<p>In August 2006, AMD released Socket F for <a class="uri" href="Opteron" title="wikilink">Opteron</a> server CPU which uses the <a href="Land_grid_array" title="wikilink">LGA</a> chip form factor.</p>

<p>In November 2006, AMD released a specialized version of Socket F, called 1207 FX, for dual-socket, dual-core Athlon FX processors on the Quad FX platform. While Socket F Opterons already allowed for four processor cores, Quad FX allowed unbuffered RAM and expanded CPU/chipset configuration in the BIOS. Consequentially, Socket F and F 1207 FX are incompatible and require different processors, chipsets, and motherboards.</p>
<h2 id="athlon-64-fx-models">Athlon 64 FX models</h2>
<h3 id="sledgehammer-130nm-soi">Sledgehammer (130 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>C0, CG</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 1024 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a></li>
<li><a href="Socket_940" title="wikilink">Socket 940</a>, 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li>Registered DDR-SDRAM required</li>
<li>VCore: 1.50/1.55 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: September 23, 2003</li>
<li>Clockrate: 2200 MHz (<strong>FX-51</strong>, C0), 2400 MHz (<strong>FX-53</strong>, C0 and CG)</li>
</ul>
<h3 id="clawhammer-130nm-soi">Clawhammer (130 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <em>' CG</em>'</li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 1024 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt (<strong>FX-55</strong>:104 Watt)</li>
<li>First Release: June 1, 2004</li>
<li>Clockrate: 2400 MHz (<strong>FX-53</strong>), 2600 MHz (<strong>FX-55</strong>)</li>
</ul>
<h3 id="san-diego-90nm-soi">San Diego (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>E4, E6</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 1024 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 104 Watt max</li>
<li>First Release: April 15, 2005</li>
<li>Clockrate: 2600 MHz (<strong>FX-55</strong>), 2800 MHz (<strong>FX-57</strong>)</li>
</ul>
<h3 id="toledo-90nm-soi">Toledo (90 nm SOI)</h3>

<p>Dual-core CPU</p>
<ul>
<li>CPU-Stepping: <strong>E6</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions), per core</li>
<li>L2-Cache: 1024 KB fullspeed, per core</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.30 V - 1.35 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 110 Watt max</li>
<li>First Release: January 10, 2006</li>
<li>Clockrate: 2600 MHz (<strong>FX-60</strong>)</li>
</ul>
<h3 id="windsor-90nm-soi">Windsor (90 nm SOI)</h3>

<p>Dual-core CPU</p>
<ul>
<li>CPU-Stepping: <strong>F2, F3</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions), per core</li>
<li>L2-Cache: 512 - 1024 KB fullspeed, per core</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="Socket_AM2" title="wikilink">Socket AM2</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.30 V - 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 125 Watt max</li>
<li>First Release: May 23, 2006</li>
<li>Clockrate: 2000 - 3200 MHz (<strong>6400+</strong>), 2800 MHz (<strong>FX-62</strong>)</li>
</ul>
<h3 id="windsor-90nm-soi---quad-fx-platform">Windsor (90 nm SOI) - Quad FX platform</h3>

<p>Dual-core, dual CPUs (four cores total)</p>
<ul>
<li>CPU-Stepping: <strong>F3</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions), per core</li>
<li>L2-Cache: 1024 KB fullspeed, per core</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="Socket_F#1207_FX" title="wikilink">Socket F (1207 FX)</a>, 2000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT2000)</li>
<li>VCore: 1.35 V - 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 125 Watt max per CPU</li>
<li>First Release: November 30, 2006</li>
<li>Clockrate: 2600 MHz (<strong>FX-70</strong>), 2800 MHz (<strong>FX-72</strong>), 3000 MHz (<strong>FX-74</strong>)</li>
</ul>
<h2 id="athlon-64-models">Athlon 64 models</h2>
<h3 id="clawhammer-130nm-soi-1">Clawhammer (130 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>C0, CG</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 1024 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit (only <strong>CG</strong>)</a></li>
<li><a href="Socket_754" title="wikilink">Socket 754</a>, 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: September 23, 2003</li>
<li>Clockrate: 2000–2600 MHz</li>
</ul>
<h3 id="newcastle-130nm-soi">Newcastle (130 nm SOI)</h3>

<p>Also possible: ClawHammer-512 (Clawhammer with partially disabled L2-Cache)</p>
<ul>
<li>CPU-Stepping: <strong>CG</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_754" title="wikilink">Socket 754</a>, 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: 2004</li>
<li>Clockrate: 1800–2400 MHz</li>
</ul>
<h3 id="winchester-90nm-soi">Winchester (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>D0</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 67 Watt max</li>
<li>First Release: 2004</li>
<li>Clockrate: 1800–2200 MHz</li>
</ul>
<h3 id="venice-90nm-soi">Venice (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>E3, E6</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_754" title="wikilink">Socket 754</a>, 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: April 4, 2005</li>
<li>Clockrate: 1800–2400 MHz</li>
</ul>
<h3 id="san-diego-90nm-soi-1">San Diego (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>E4, E6</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 1024 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: April 15, 2005</li>
<li>Clockrate: 2200–2600 MHz</li>
</ul>
<h3 id="manchester-90nm-soi">Manchester (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>F1</strong></li>
<li>L1-Cache: 2 x 64 + 2 x 64 KB (Data + Instructions)</li>
<li>L2-Cache: 2 x 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a></li>
<li><a href="Socket_939" title="wikilink">Socket 939</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 89 Watt max</li>
<li>First Release: April 15, 2005</li>
<li>Clockrate: 2200–2600 MHz</li>
</ul>
<h3 id="orleans-90nm-soi">Orleans (90 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>F2, F3</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, 1M</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="Socket_AM2" title="wikilink">Socket AM2</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.25 V or 1.40 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 62 Watt max</li>
<li>First Release: May 23, 2006</li>
<li>Clockrate: 1800–2600 MHz</li>
</ul>
<h3 id="lima-65nm-soi">Lima (65 nm SOI)</h3>
<ul>
<li>CPU-Stepping: <strong>G1</strong></li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="Socket_AM2" title="wikilink">Socket AM2</a>, 1000 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.25/1.35/1.40V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 45 Watt max</li>
<li>First Release: February 20, 2007</li>
<li>Clockrate: 2000–2800 MHz</li>
</ul>
<h2 id="athlon-neo-1">Athlon Neo</h2>
<h3 id="huron-65nm-soi">Huron (65 nm SOI)</h3>
<ul>
<li>CPU-Stepping: G2</li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="ASB1_(chip_package)" title="wikilink">ASB1 package</a> (<a href="Ball_grid_array" title="wikilink">BGA</a>), 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li>VCore: 1.1 V</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 15 Watt max</li>
<li>First Release: January 8, 2009</li>
<li>Clockrate: 1600 MHz</li>
</ul>
<h3 id="athlon-x2-dual-core-processor-l310">Athlon X2 Dual Core Processor L310</h3>
<ul>
<li>Generation: K8</li>
<li>65 nm SOI</li>
<li>CPU-Stepping: G</li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: 512 KB, fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="ASB1_(chip_package)" title="wikilink">ASB1 package</a> (<a href="Ball_grid_array" title="wikilink">BGA</a>), 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 13 Watt max</li>
<li>PowerNow: No</li>
<li>P-States: 1</li>
<li>Clockrate: 1200 MHz</li>
</ul>
<h3 id="athlon-x2-dual-core-processor-l335">Athlon X2 Dual Core Processor L335</h3>
<ul>
<li>Generation: K8</li>
<li>65 nm SOI</li>
<li>CPU-Stepping: G</li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: (2*256 KB), fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>(?), <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="ASB1_(chip_package)" title="wikilink">ASB1 package</a> (<a href="Ball_grid_array" title="wikilink">BGA</a>), 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 18 Watt max</li>
<li>PowerNow: Yes</li>
<li>Clockrate: 1600 MHz</li>
</ul>
<h3 id="turion-neo-x2-dual-core-processor-l625">Turion Neo X2 Dual Core Processor L625</h3>
<ul>
<li>Generation: K8</li>
<li>65 nm SOI</li>
<li>CPU-Stepping: G2</li>
<li>L1-Cache: 64 + 64 KB (Data + Instructions)</li>
<li>L2-Cache: (2*512 KB), fullspeed</li>
<li><a href="MMX_(instruction_set)" title="wikilink">MMX</a>, Extended <a class="uri" href="3DNow!" title="wikilink">3DNow!</a>, <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a>, <a class="uri" href="SSE2" title="wikilink">SSE2</a>, <a class="uri" href="SSE3" title="wikilink">SSE3</a>, <a class="uri" href="AMD64" title="wikilink">AMD64</a>, <a class="uri" href="Cool'n'Quiet" title="wikilink">Cool'n'Quiet</a>, <a href="NX_Bit" title="wikilink">NX Bit</a>, <a class="uri" href="AMD-V" title="wikilink">AMD-V</a></li>
<li><a href="ASB1_(chip_package)" title="wikilink">ASB1 package</a> (<a href="Ball_grid_array" title="wikilink">BGA</a>), 800 MHz <a class="uri" href="HyperTransport" title="wikilink">HyperTransport</a> (HT800)</li>
<li>Power Consumption (<a href="Thermal_Design_Power" title="wikilink">TDP</a>): 18 Watt max</li>
<li>PowerNow: Yes</li>
<li>Clockrate: 1600 MHz</li>
</ul>
<h2 id="successors">Successors</h2>

<p>The Athlon 64 was succeeded by the <a href="AMD_K10" title="wikilink">K10</a> architecture in 2007, including but not limited to the <a href="AMD_Phenom" title="wikilink">Phenom</a> and <a href="AMD_Phenom_II" title="wikilink">Phenom II</a> processors. These successors feature higher core counts per CPU, and implement Hypertransport 3.0 and Socket AM2+/AM3.</p>

<p>As of February 2012, Athlon64 X2 processors were still available for sale.<a class="footnoteRef" href="#fn66" id="fnref66"><sup>66</sup></a></p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Jim_Keller_(engineer)" title="wikilink">Jim Keller</a></li>
<li><a class="uri" href="64-bit" title="wikilink">64-bit</a></li>
<li><a href="List_of_AMD_Athlon_64_microprocessors" title="wikilink">List of AMD Athlon 64 microprocessors</a></li>
<li><a href="List_of_AMD_Sempron_microprocessors" title="wikilink">List of AMD Sempron microprocessors</a></li>
<li><a href="List_of_AMD_Turion_microprocessors" title="wikilink">List of AMD Turion microprocessors</a></li>
</ul>
<h2 id="references">References</h2>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://www.digit-life.com/articles2/amd-hammer-family/index.html">Facts &amp; Assumptions about the Architecture of AMD Opteron and Athlon 64</a></li>
<li><a href="http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars?27420">Inside AMD's Hammer: the 64-bit architecture behind the Opteron and Athlon 64</a></li>
<li><a href="http://tuxmobil.org/cpu_64bit.html">Linux on laptops with 64bit CPU</a></li>
<li>[<a class="uri" href="http://www.xbitlabs.com/articles/cpu/display/athlon64-90">http://www.xbitlabs.com/articles/cpu/display/athlon64-90</a> nm.html xBitLabs article about AMD's move to 90 nm]</li>
<li><a href="http://www.silentpcreview.com/article169-page1.html">Athlon 64 for Quiet Power</a></li>
<li><a href="http://balusc.xs4all.nl/srv/har-cpu-amd-k8.php">AMD Athlon 64 technical specifications</a></li>
</ul>

<p>"</p>

<p><a href="Category:2003_introductions" title="wikilink">Category:2003 introductions</a> <a href="Category:Advanced_Micro_Devices_x86_microprocessors" title="wikilink">Category:Advanced Micro Devices x86 microprocessors</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2"><a href="#fnref2">↩</a></li>
<li id="fn3"><a href="#fnref3">↩</a></li>
<li id="fn4"><a href="#fnref4">↩</a></li>
<li id="fn5"><a href="#fnref5">↩</a></li>
<li id="fn6"></li>
<li id="fn7"><a href="#fnref7">↩</a></li>
<li id="fn8"><a href="#fnref8">↩</a></li>
<li id="fn9"><a href="#fnref9">↩</a></li>
<li id="fn10"><a href="#fnref10">↩</a></li>
<li id="fn11"><a href="#fnref11">↩</a></li>
<li id="fn12"><a href="#fnref12">↩</a></li>
<li id="fn13"><a href="#fnref13">↩</a></li>
<li id="fn14"><a href="#fnref14">↩</a></li>
<li id="fn15"><a href="#fnref15">↩</a></li>
<li id="fn16"><a href="#fnref16">↩</a></li>
<li id="fn17"><a href="#fnref17">↩</a></li>
<li id="fn18"><a href="#fnref18">↩</a></li>
<li id="fn19"><a href="#fnref19">↩</a></li>
<li id="fn20"><a href="#fnref20">↩</a></li>
<li id="fn21"><a href="#fnref21">↩</a></li>
<li id="fn22"><a href="#fnref22">↩</a></li>
<li id="fn23"><a href="#fnref23">↩</a></li>
<li id="fn24"><a href="#fnref24">↩</a></li>
<li id="fn25"><a href="#fnref25">↩</a></li>
<li id="fn26"><a href="#fnref26">↩</a></li>
<li id="fn27"><a href="#fnref27">↩</a></li>
<li id="fn28"><a href="#fnref28">↩</a></li>
<li id="fn29"><a href="#fnref29">↩</a></li>
<li id="fn30"><a href="#fnref30">↩</a></li>
<li id="fn31"><a href="#fnref31">↩</a></li>
<li id="fn32"></li>
<li id="fn33"><a href="#fnref33">↩</a></li>
<li id="fn34"><a href="#fnref34">↩</a></li>
<li id="fn35"><a href="#fnref35">↩</a></li>
<li id="fn36"><a href="#fnref36">↩</a></li>
<li id="fn37"><a href="#fnref37">↩</a></li>
<li id="fn38"><a href="#fnref38">↩</a></li>
<li id="fn39"><a href="#fnref39">↩</a></li>
<li id="fn40"><a href="#fnref40">↩</a></li>
<li id="fn41"><a href="#fnref41">↩</a></li>
<li id="fn42"><a href="#fnref42">↩</a></li>
<li id="fn43"><a href="#fnref43">↩</a></li>
<li id="fn44"><a href="#fnref44">↩</a></li>
<li id="fn45"><a href="#fnref45">↩</a></li>
<li id="fn46"></li>
<li id="fn47"></li>
<li id="fn48"><a href="#fnref48">↩</a></li>
<li id="fn49"><a href="#fnref49">↩</a></li>
<li id="fn50"><a href="#fnref50">↩</a></li>
<li id="fn51"><a href="#fnref51">↩</a></li>
<li id="fn52">PC Magazine<a href="#fnref52">↩</a></li>
<li id="fn53"><a href="#fnref53">↩</a></li>
<li id="fn54"></li>
<li id="fn55"></li>
<li id="fn56"><a href="#fnref56">↩</a></li>
<li id="fn57"><a href="#fnref57">↩</a></li>
<li id="fn58"><a href="#fnref58">↩</a></li>
<li id="fn59"><a href="#fnref59">↩</a></li>
<li id="fn60"><a href="#fnref60">↩</a></li>
<li id="fn61"><a href="#fnref61">↩</a></li>
<li id="fn62"><a href="#fnref62">↩</a></li>
<li id="fn63"><a href="#fnref63">↩</a></li>
<li id="fn64"><a href="#fnref64">↩</a></li>
<li id="fn65"><a href="#fnref65">↩</a></li>
<li id="fn66"><a href="#fnref66">↩</a></li>
</ol>
</section>
</body>
</html>
