INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/pwm_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.srcs/top/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
