module pipe_cu (inst[31:26], inst[5:0], inst[25:21], inst[20:16], mrn, mm2reg, mwreg,
					 ern, em2reg, ewreg, rsrtequ, dwreg, dm2reg, dwmem, djal, daluc,
					 daluimm, dshift, regrt, sext, fwdb, fwdb, pcsource, wpcir);

	input

endmodule
