Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Mon Mar 11 11:24:51 2024
| Host              : DESKTOP-WORK-MY running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file test_top_clock_utilization_routed.rpt
| Design            : test_top
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Clock Region Cell Placement per Global Clock: Region X3Y1
33. Clock Region Cell Placement per Global Clock: Region X1Y2
34. Clock Region Cell Placement per Global Clock: Region X2Y2
35. Clock Region Cell Placement per Global Clock: Region X3Y2
36. Clock Region Cell Placement per Global Clock: Region X1Y3
37. Clock Region Cell Placement per Global Clock: Region X2Y3
38. Clock Region Cell Placement per Global Clock: Region X3Y3
39. Clock Region Cell Placement per Global Clock: Region X0Y4
40. Clock Region Cell Placement per Global Clock: Region X1Y4
41. Clock Region Cell Placement per Global Clock: Region X0Y5
42. Clock Region Cell Placement per Global Clock: Region X1Y5
43. Clock Region Cell Placement per Global Clock: Region X0Y6
44. Clock Region Cell Placement per Global Clock: Region X1Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    6 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |   17 |       168 |   0 |            0 |      0 |
| MMCM       |    2 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y2   | X3Y0         | X1Y4 |                   |                 5 |        7793 |               0 |       10.000 | clk_out2_sysclk                                                                                                                                                                                                                                                                                                                                                  | sysclk_inst/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                   | sysclk_inst/inst/clk_out2                                                                                                                                                                                                                                                                                                                         |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y32  | X3Y1         | X0Y5 |                   |                 4 |        4508 |               0 |        4.000 | clk_out1_GLB_dcm                                                                                                                                                                                                                                                                                                                                                 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                         | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1                                                                                                                                                                                                                                                                                               |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y86  | X3Y3         | X1Y4 |                   |                 2 |         468 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                            |
| g3        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y20  | X3Y0         | X1Y5 |                   |                 2 |         187 |               0 |      100.000 | clk_out1_sysclk                                                                                                                                                                                                                                                                                                                                                  | sysclk_inst/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                   | sysclk_inst/inst/clk_out1                                                                                                                                                                                                                                                                                                                         |
| g4        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y0   | X3Y0         | X0Y6 |                   |                 2 |          82 |               0 |       20.000 | clk_out3_sysclk                                                                                                                                                                                                                                                                                                                                                  | sysclk_inst/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                   | sysclk_inst/inst/clk_out3                                                                                                                                                                                                                                                                                                                         |
| g5        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y3   | X3Y0         | X0Y5 |                   |                 3 |          74 |               0 |        8.000 | clk_out4_sysclk                                                                                                                                                                                                                                                                                                                                                  | sysclk_inst/inst/clkout4_buf/O                                                                                                                                                                                                                                                                                                                                   | sysclk_inst/inst/clk_out4                                                                                                                                                                                                                                                                                                                         |
| g6        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y95 | X0Y6         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g7        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y94 | X0Y6         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g8        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y93 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g9        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y92 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g10       | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y91 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g11       | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y90 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g12       | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y89 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g13       | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y88 | X0Y6         | X0Y6 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g14       | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y68 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g15       | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y52 | X0Y5         | X0Y4 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g16       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y54 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g17       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y55 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g18       | src9      | BUFG_GT/O       | None       | BUFG_GT_X0Y53 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g19       | src9      | BUFG_GT/O       | None       | BUFG_GT_X0Y57 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g20       | src10     | BUFG_GT/O       | None       | BUFG_GT_X0Y58 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g21       | src10     | BUFG_GT/O       | None       | BUFG_GT_X0Y60 | X0Y5         | X0Y5 |                   |                 1 |          31 |               0 |        8.000 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g22       | src11     | BUFG_GT/O       | None       | BUFG_GT_X0Y49 | X0Y5         | X3Y1 | n/a               |                 1 |           0 |               1 |        8.000 | jesd204_0_refclk                                                                                                                                                                                                                                                                                                                                                 | fmc121_top_adc/jesd204_ad_clk/refclk_bufg_gt_i/O                                                                                                                                                                                                                                                                                                                 | fmc121_top_adc/jesd204_ad_clk/refclk_2                                                                                                                                                                                                                                                                                                            |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g3        | MMCME4_ADV/CLKOUT0     | None                | MMCM_X0Y0           | X3Y0         |           1 |               0 |             100.000 | clk_out1_sysclk                                                                                     | sysclk_inst/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                          | sysclk_inst/inst/clk_out1_sysclk                                                                                                                                                                                                                                     |
| src0      | g0        | MMCME4_ADV/CLKOUT1     | None                | MMCM_X0Y0           | X3Y0         |           1 |               0 |              10.000 | clk_out2_sysclk                                                                                     | sysclk_inst/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                          | sysclk_inst/inst/clk_out2_sysclk                                                                                                                                                                                                                                     |
| src0      | g4        | MMCME4_ADV/CLKOUT2     | None                | MMCM_X0Y0           | X3Y0         |           1 |               0 |              20.000 | clk_out3_sysclk                                                                                     | sysclk_inst/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                          | sysclk_inst/inst/clk_out3_sysclk                                                                                                                                                                                                                                     |
| src0      | g5        | MMCME4_ADV/CLKOUT3     | None                | MMCM_X0Y0           | X3Y0         |           1 |               0 |               8.000 | clk_out4_sysclk                                                                                     | sysclk_inst/inst/mmcme4_adv_inst/CLKOUT3                                                                                                                                                                                                                                                                                          | sysclk_inst/inst/clk_out4_sysclk                                                                                                                                                                                                                                     |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None                | MMCM_X0Y1           | X3Y1         |           1 |               0 |               4.000 | clk_out1_GLB_dcm                                                                                    | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1_GLB_dcm                                                                                                                                                                                                          |
| src2      | g2        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                 |
| src3      | g6        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y12 | GTHE4_CHANNEL_X0Y12 | X0Y6         |           2 |               0 |               8.000 | rxoutclk_out[0]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src3      | g7        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y12 | GTHE4_CHANNEL_X0Y12 | X0Y6         |           2 |               0 |              16.000 | txoutclk_out[0]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g8        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y13 | GTHE4_CHANNEL_X0Y13 | X0Y6         |           2 |               0 |               8.000 | rxoutclk_out[1]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[1] |
| src4      | g9        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y13 | GTHE4_CHANNEL_X0Y13 | X0Y6         |           2 |               0 |              16.000 | txoutclk_out[1]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src5      | g10       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y14 | GTHE4_CHANNEL_X0Y14 | X0Y6         |           2 |               0 |               8.000 | rxoutclk_out[2]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src5      | g11       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y14 | GTHE4_CHANNEL_X0Y14 | X0Y6         |           2 |               0 |              16.000 | txoutclk_out[2]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src6      | g12       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y15 | GTHE4_CHANNEL_X0Y15 | X0Y6         |           2 |               0 |               8.000 | rxoutclk_out[3]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[3] |
| src6      | g13       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y15 | GTHE4_CHANNEL_X0Y15 | X0Y6         |           2 |               0 |              16.000 | txoutclk_out[3]                                                                                     | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src7      | g14       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           2 |               0 |               8.000 | rxoutclk_out[0]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src7      | g15       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           2 |               0 |              16.000 | txoutclk_out[0]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src8      | g16       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y9  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           2 |               0 |               8.000 | rxoutclk_out[1]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[1] |
| src8      | g17       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y9  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           2 |               0 |              16.000 | txoutclk_out[1]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src9      | g18       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X0Y5         |           2 |               0 |               8.000 | rxoutclk_out[2]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src9      | g19       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X0Y5         |           2 |               0 |              16.000 | txoutclk_out[2]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src10     | g20       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X0Y5         |           2 |               0 |               8.000 | rxoutclk_out[3]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[3] |
| src10     | g21       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X0Y5         |           2 |               0 |              16.000 | txoutclk_out[3]_1                                                                                   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src11     | g22       | IBUFDS_GTE4/ODIV2      | GTHE4_COMMON_X0Y2   | GTHE4_COMMON_X0Y2   | X0Y5         |           2 |               0 |               8.000 | jesd204_0_refclk                                                                                    | fmc121_top_adc/jesd204_ad_clk/ibufds_refclk0/ODIV2                                                                                                                                                                                                                                                                                | fmc121_top_adc/jesd204_ad_clk/refclk_1                                                                                                                                                                                                                               |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                          | Driver Pin                                                                                                                                                                                                                                                                                                                           | Net                                                                                                                                                                                                                                                                               |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | FDCE/Q                    | None                | SLICE_X22Y414/EFF2                | X0Y6         |         156 |               0 |              |                                | pulse_data_u/clk_11520_reg/Q                                                                                                                                                                                                                                                                                                         | pulse_data_u/clk_11520                                                                                                                                                                                                                                                            - Static -
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y12 | GTHE4_CHANNEL_X0Y12/GTHE4_CHANNEL | X0Y6         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[0]   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] - Static -
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y13 | GTHE4_CHANNEL_X0Y13/GTHE4_CHANNEL | X0Y6         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[1]   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] - Static -
| 3        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y14 | GTHE4_CHANNEL_X0Y14/GTHE4_CHANNEL | X0Y6         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[2]   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] - Static -
| 4        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y15 | GTHE4_CHANNEL_X0Y15/GTHE4_CHANNEL | X0Y6         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[3]   | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] - Static -
| 5        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8/GTHE4_CHANNEL  | X0Y5         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_1 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] - Static -
| 6        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y9  | GTHE4_CHANNEL_X0Y9/GTHE4_CHANNEL  | X0Y5         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_1 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] - Static -
| 7        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10/GTHE4_CHANNEL | X0Y5         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_1 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] - Static -
| 8        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11/GTHE4_CHANNEL | X0Y5         |          10 |               0 |        8.000 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_1 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    4 |    24 |    4 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X0Y1              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |    2 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X0Y2              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |    3 |    24 |    1 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    9 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |   13 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    8 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |    0 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      3 |      24 |      0 |   24000 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |      4 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y0              |      4 |      24 |      0 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      3 |      24 |      0 |   24000 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |      0 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      4 |      24 |      0 |   24000 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      3 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |    159 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   27840 |      0 |    7200 |      0 |      96 |      0 |       0 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |      4 |      24 |      0 |   30720 |      0 |    8640 |      0 |      72 |      0 |      16 |      0 |     168 |      0 |       0 |      0 |       0 |
| X2Y3              |      4 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y3              |      3 |      24 |      7 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X0Y4              |      2 |      24 |    223 |   27840 |      0 |    7200 |      0 |      96 |      0 |       0 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y4              |      4 |      24 |      0 |   30720 |      0 |    8640 |      0 |      72 |      0 |      16 |      0 |     168 |      0 |       0 |      0 |       0 |
| X2Y4              |      2 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |      0 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       0 |
| X0Y5              |     14 |      24 |   3466 |   27840 |    176 |    7200 |     22 |      96 |      0 |       0 |      6 |     144 |      4 |       4 |      0 |       0 |
| X1Y5              |      6 |      24 |     38 |   30720 |      0 |    8640 |      0 |      72 |      0 |      16 |      0 |     168 |      0 |       0 |      0 |       0 |
| X2Y5              |      3 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |      0 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       0 |
| X0Y6              |     13 |      24 |   8505 |   27840 |    730 |    7200 |     73 |      96 |      0 |       0 |     18 |     144 |      4 |       4 |      0 |       0 |
| X1Y6              |      6 |      24 |    190 |   30720 |      0 |    8640 |     38 |      72 |      0 |      16 |      0 |     168 |      0 |       0 |      0 |       0 |
| X2Y6              |      1 |      24 |      0 |   31680 |      0 |    8160 |      0 |      48 |      0 |       0 |      0 |     168 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   22080 |      0 |    6240 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 | 11 |  6 |  0 |  0 |
| Y5 | 12 |  3 |  0 |  0 |
| Y4 |  2 |  1 |  0 |  0 |
| Y3 |  0 |  1 |  1 |  1 |
| Y2 |  0 |  1 |  1 |  1 |
| Y1 |  0 |  0 |  0 |  1 |
| Y0 |  0 |  0 |  0 |  0 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X2Y1              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y1              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X2Y3              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X3Y3              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y5              |    4 |    24 | 16.67 |   12 |    24 | 50.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X1Y5              |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X2Y5              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X3Y5              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y6              |    3 |    24 | 12.50 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X1Y6              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
| g0        | BUFGCE/O        | X3Y0              | clk_out2_sysclk |      10.000 | {0.000 5.000} | X1Y4     |        7659 |        0 |              0 |        8 | sysclk_inst/inst/clk_out2 |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+----+--------+
|    | X0    | X1    | X2 | X3     |
+----+-------+-------+----+--------+
| Y6 |  4612 |    33 |  0 |      0 |
| Y5 |  2823 |     0 |  0 |      0 |
| Y4 |   192 | (R) 0 |  0 |      0 |
| Y3 |     0 |     0 |  0 |      7 |
| Y2 |     0 |     0 |  0 |      0 |
| Y1 |     0 |     0 |  0 |      0 |
| Y0 |     0 |     0 |  0 |  (D) 0 |
+----+-------+-------+----+--------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                 |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| g1        | BUFGCE/O        | X3Y1              | clk_out1_GLB_dcm |       4.000 | {0.000 2.000} | X0Y5     |        4452 |        0 |              0 |        8 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-----+----+--------+
|    | X0      | X1  | X2 | X3     |
+----+---------+-----+----+--------+
| Y6 |    3912 |  22 |  0 |      0 |
| Y5 | (R) 525 |   1 |  0 |      0 |
| Y4 |       0 |   0 |  0 |      0 |
| Y3 |       0 |   0 |  0 |      0 |
| Y2 |       0 |   0 |  0 |      0 |
| Y1 |       0 |   0 |  0 |  (D) 0 |
| Y0 |       0 |   0 |  0 |      0 |
+----+---------+-----+----+--------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g2        | BUFGCE/O        | X3Y3              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X1Y4     |         466 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+----+--------+
|    | X0   | X1    | X2 | X3     |
+----+------+-------+----+--------+
| Y6 |  307 |     0 |  0 |      0 |
| Y5 |    0 |     0 |  0 |      0 |
| Y4 |    0 | (R) 0 |  0 |      0 |
| Y3 |    0 |     0 |  0 |  (D) 0 |
| Y2 |    0 |     0 |  0 |    159 |
| Y1 |    0 |     0 |  0 |      0 |
| Y0 |    0 |     0 |  0 |      0 |
+----+------+-------+----+--------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
| g3        | BUFGCE/O        | X3Y0              | clk_out1_sysclk |     100.000 | {0.000 50.000} | X1Y5     |         187 |        0 |              0 |        0 | sysclk_inst/inst/clk_out1 |
+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+----+--------+
|    | X0 | X1     | X2 | X3     |
+----+----+--------+----+--------+
| Y6 |  0 |    150 |  0 |      0 |
| Y5 |  0 | (R) 37 |  0 |      0 |
| Y4 |  0 |      0 |  0 |      0 |
| Y3 |  0 |      0 |  0 |      0 |
| Y2 |  0 |      0 |  0 |      0 |
| Y1 |  0 |      0 |  0 |      0 |
| Y0 |  0 |      0 |  0 |  (D) 0 |
+----+----+--------+----+--------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
| g4        | BUFGCE/O        | X3Y0              | clk_out3_sysclk |      20.000 | {0.000 10.000} | X0Y6     |          82 |        0 |              0 |        0 | sysclk_inst/inst/clk_out3 |
+-----------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+--------+
|    | X0     | X1 | X2 | X3     |
+----+--------+----+----+--------+
| Y6 | (R) 78 |  4 |  0 |      0 |
| Y5 |      0 |  0 |  0 |      0 |
| Y4 |      0 |  0 |  0 |      0 |
| Y3 |      0 |  0 |  0 |      0 |
| Y2 |      0 |  0 |  0 |      0 |
| Y1 |      0 |  0 |  0 |      0 |
| Y0 |      0 |  0 |  0 |  (D) 0 |
+----+--------+----+----+--------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
| g5        | BUFGCE/O        | X3Y0              | clk_out4_sysclk |       8.000 | {0.000 4.000} | X0Y5     |          74 |        0 |              0 |        0 | sysclk_inst/inst/clk_out4 |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+--------+
|    | X0     | X1 | X2 | X3     |
+----+--------+----+----+--------+
| Y6 |     60 |  3 |  0 |      0 |
| Y5 | (R) 11 |  0 |  0 |      0 |
| Y4 |      0 |  0 |  0 |      0 |
| Y3 |      0 |  0 |  0 |      0 |
| Y2 |      0 |  0 |  0 |      0 |
| Y1 |      0 |  0 |  0 |      0 |
| Y0 |      0 |  0 |  0 |  (D) 0 |
+----+--------+----+----+--------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+----+
|    | X0     | X1 | X2 | X3 |
+----+--------+----+----+----+
| Y6 |  (D) 0 |  0 |  0 |  0 |
| Y5 | (R) 31 |  0 |  0 |  0 |
| Y4 |      0 |  0 |  0 |  0 |
| Y3 |      0 |  0 |  0 |  0 |
| Y2 |      0 |  0 |  0 |  0 |
| Y1 |      0 |  0 |  0 |  0 |
| Y0 |      0 |  0 |  0 |  0 |
+----+--------+----+----+----+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+----+
|    | X0     | X1 | X2 | X3 |
+----+--------+----+----+----+
| Y6 |  (D) 0 |  0 |  0 |  0 |
| Y5 | (R) 31 |  0 |  0 |  0 |
| Y4 |      0 |  0 |  0 |  0 |
| Y3 |      0 |  0 |  0 |  0 |
| Y2 |      0 |  0 |  0 |  0 |
| Y1 |      0 |  0 |  0 |  0 |
| Y0 |      0 |  0 |  0 |  0 |
+----+--------+----+----+----+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X0Y6              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y6     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 | (R) (D) 31 |  0 |  0 |  0 |
| Y5 |          0 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y4     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+----+
|    | X0     | X1 | X2 | X3 |
+----+--------+----+----+----+
| Y6 |      0 |  0 |  0 |  0 |
| Y5 |  (D) 0 |  0 |  0 |  0 |
| Y4 | (R) 31 |  0 |  0 |  0 |
| Y3 |      0 |  0 |  0 |  0 |
| Y2 |      0 |  0 |  0 |  0 |
| Y1 |      0 |  0 |  0 |  0 |
| Y0 |      0 |  0 |  0 |  0 |
+----+--------+----+----+----+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X0Y5              | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X0Y5     |          31 |        0 |              0 |        0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+
|    | X0         | X1 | X2 | X3 |
+----+------------+----+----+----+
| Y6 |          0 |  0 |  0 |  0 |
| Y5 | (R) (D) 31 |  0 |  0 |  0 |
| Y4 |          0 |  0 |  0 |  0 |
| Y3 |          0 |  0 |  0 |  0 |
| Y2 |          0 |  0 |  0 |  0 |
| Y1 |          0 |  0 |  0 |  0 |
| Y0 |          0 |  0 |  0 |  0 |
+----+------------+----+----+----+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g22       | BUFG_GT/O       | X0Y5              | jesd204_0_refclk |       8.000 | {0.000 4.000} | X3Y1     |           0 |        0 |              1 |        0 | fmc121_top_adc/jesd204_ad_clk/refclk_2 |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----+-------+
|    | X0     | X1 | X2 | X3    |
+----+--------+----+----+-------+
| Y6 |      0 |  0 |  0 |     0 |
| Y5 |  (D) 0 |  0 |  0 |     0 |
| Y4 |      0 |  0 |  0 |     0 |
| Y3 |      0 |  0 |  0 |     0 |
| Y2 |      0 |  0 |  0 |     0 |
| Y1 |      0 |  0 |  0 | (R) 1 |
| Y0 |      0 |  0 |  0 |     0 |
+----+--------+----+----+-------+


32. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
| g22       | 1     | BUFG_GT/O       | None       |           0 |               1 |  0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/refclk_2              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2              |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g3+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out1              |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
| g4+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out3                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g2        | 14    | BUFGCE/O        | None       |         159 |               0 | 159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g22+      | 1     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/refclk_2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2              |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g3+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out1              |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                           |
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
| g4+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out3                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           7 |               0 |  7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2              |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g22+      | 1     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/refclk_2 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         192 |               0 | 192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                                                                                                                                                                                                                                                                                                           |
| g15       | 4     | BUFG_GT/O       | None       |          31 |               0 |  31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2              |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g3+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out1              |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2823 |               0 | 2819 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                                                                                                                                                                                                                                                                                                                         |
| g1        | 8     | BUFGCE/O        | None       |         525 |               0 |  328 |    176 |   11 |    0 |   6 |  4 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1                                                                                                                                                                                                                                                                                               |
| g5        | 3     | BUFGCE/O        | None       |          11 |               0 |    0 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4                                                                                                                                                                                                                                                                                                                         |
| g6        | 23    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g7        | 22    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g14       | 20    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g15+      | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g16       | 6     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g17       | 7     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g18       | 5     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g19       | 9     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g20       | 10    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g21       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g22+      | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/refclk_2                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                           |
| g1        | 8     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
| g3        | 20    | BUFGCE/O        | None       |          37 |               0 | 37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out1                           |
| g5+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4                           |
| g22+      | 1     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/refclk_2              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        4612 |               0 | 4564 |     39 |    5 |    0 |   0 |  4 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                                                                                                                                                                                                                                                                                                                         |
| g1        | 8     | BUFGCE/O        | None       |        3912 |               0 | 3162 |    691 |   37 |    0 |  18 |  4 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1                                                                                                                                                                                                                                                                                               |
| g2        | 14    | BUFGCE/O        | None       |         307 |               0 |  307 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                            |
| g4        | 0     | BUFGCE/O        | None       |          78 |               0 |   78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out3                                                                                                                                                                                                                                                                                                                         |
| g5        | 3     | BUFGCE/O        | None       |          60 |               0 |   44 |      0 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4                                                                                                                                                                                                                                                                                                                         |
| g6+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g7+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g8        | 21    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g9        | 20    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g10       | 19    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g11       | 18    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g12       | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g13       | 16    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_phy_INST/inst/jesd204_phy_block_i/jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.jesd204_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          33 |               0 |  33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out2                           |
| g1        | 8     | BUFGCE/O        | None       |          22 |               0 |   3 |      0 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | fmc121_top_adc/jesd204_ad_clk/DCMINST/inst/clk_out1 |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
| g3        | 20    | BUFGCE/O        | None       |         150 |               0 | 150 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out1                           |
| g4        | 0     | BUFGCE/O        | None       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out3                           |
| g5        | 3     | BUFGCE/O        | None       |           3 |               0 |   0 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sysclk_inst/inst/clk_out4                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


