$date
	Sat Feb 22 00:08:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PE_tb $end
$var wire 8 ! right_out [7:0] $end
$var wire 16 " result [15:0] $end
$var wire 8 # bottom_out [7:0] $end
$var parameter 32 $ DATA_WIDTH $end
$var reg 1 % clk $end
$var reg 8 & left_in [7:0] $end
$var reg 1 ' rst_n $end
$var reg 8 ( top_in [7:0] $end
$var integer 32 ) i [31:0] $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 8 * left_in [7:0] $end
$var wire 1 ' rst_n $end
$var wire 8 + top_in [7:0] $end
$var wire 16 , mul [15:0] $end
$var parameter 32 - DATA_WIDTH $end
$var reg 8 . bottom_out [7:0] $end
$var reg 16 / result [15:0] $end
$var reg 8 0 right_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b1000 $
$end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 ,
b0 +
b0 *
bx )
b0 (
0'
b0 &
0%
b0 #
b0 "
b0 !
$end
#5000
1%
#10000
0%
#15000
1%
#20000
b110 ,
0%
b11 &
b11 *
b10 (
b10 +
b0 )
1'
#25000
b10 #
b10 .
b11 !
b11 0
b110 "
b110 /
1%
#30000
b10100 ,
0%
b101 &
b101 *
b100 (
b100 +
b1 )
#35000
b100 #
b100 .
b101 !
b101 0
b11010 "
b11010 /
1%
#40000
b1010 ,
0%
b1010 &
b1010 *
b1 (
b1 +
b10 )
#45000
b1 #
b1 .
b1010 !
b1010 0
b100100 "
b100100 /
1%
#50000
b1110 ,
0%
b10 &
b10 *
b111 (
b111 +
b11 )
#55000
b111 #
b111 .
b10 !
b10 0
b110010 "
b110010 /
1%
#60000
0%
b100 )
#65000
b1000000 "
b1000000 /
1%
#70000
0%
#75000
b1001110 "
b1001110 /
1%
#80000
0%
#85000
b1011100 "
b1011100 /
1%
#90000
0%
#95000
b1101010 "
b1101010 /
1%
#100000
0%
#105000
b1111000 "
b1111000 /
1%
#110000
0%
