Analysis & Synthesis report for serial_uart
Mon Jan 17 13:06:33 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0pn1:auto_generated
 19. Source assignments for serial_uart:u0|serial_uart_uart:uart
 20. Source assignments for serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux_001
 25. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 26. Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 27. Source assignments for serial_uart:u0|altera_reset_controller:rst_controller
 28. Source assignments for serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0
 31. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 32. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 33. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 34. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 35. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 36. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 37. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 38. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 39. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 40. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 41. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 42. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 43. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 44. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 45. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
 48. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 51. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode
 54. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode
 55. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode
 56. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_003|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode
 57. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode
 58. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_005|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 60. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 61. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 62. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 63. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 64. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 65. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 66. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 67. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 68. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 69. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 70. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 71. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 72. Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 73. Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller
 74. Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. altsyncram Parameter Settings by Entity Instance
 77. Port Connectivity Checks: "serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 78. Port Connectivity Checks: "serial_uart:u0|altera_reset_controller:rst_controller"
 79. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 80. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 81. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 82. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode"
 83. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode"
 84. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode"
 85. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode"
 86. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
 87. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
 88. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
 89. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
 90. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 91. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 92. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
 93. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
 94. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
 95. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
 96. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
 97. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
 98. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 99. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
100. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
101. Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
102. Port Connectivity Checks: "serial_uart:u0|serial_uart_uart:uart"
103. Port Connectivity Checks: "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0"
104. Port Connectivity Checks: "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0"
105. Post-Synthesis Netlist Statistics for Top Partition
106. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages
109. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 17 13:06:33 2022           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; serial_uart                                     ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1818                                            ;
; Total pins                      ; 11                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 127,488                                         ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; serial_uart        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; serial_uart/synthesis/serial_uart.v                                                                 ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v                                                                 ; serial_uart ;
; serial_uart/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v                                          ; serial_uart ;
; serial_uart/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v                                        ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv                                          ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v                                    ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v                  ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv                       ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv                           ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv                     ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv                         ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv                       ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv                           ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv                     ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv                         ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; serial_uart ;
; serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv                        ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv                        ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv                        ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv                            ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv                                      ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; serial_uart ;
; serial_uart/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv                                 ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_uart.v                                                 ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v                                                 ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.hex                                   ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v                                     ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v                                         ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v                                     ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v                     ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v                           ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v                          ; serial_uart ;
; serial_uart/synthesis/submodules/serial_uart_led.v                                                  ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v                                                  ; serial_uart ;
; top.v                                                                                               ; yes             ; User Verilog HDL File                        ; E:/FPGA/serial_uart/top.v                                                                                               ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal171.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                        ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_spj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_spj1.tdf                                                                              ;             ;
; db/altsyncram_jgj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_jgj1.tdf                                                                              ;             ;
; db/altsyncram_pdj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_pdj1.tdf                                                                              ;             ;
; db/altsyncram_voi1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_voi1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                   ;             ;
; db/altera_mult_add_37p2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altera_mult_add_37p2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                 ;             ;
; db/altsyncram_dmi1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_dmi1.tdf                                                                              ;             ;
; db/altsyncram_4kl1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_4kl1.tdf                                                                              ;             ;
; db/altsyncram_baj1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_baj1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;             ;
; db/altsyncram_qid1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_qid1.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; db/altsyncram_0pn1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/serial_uart/db/altsyncram_0pn1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld87fae8e3/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1223      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1804      ;
;     -- 7 input functions                    ; 22        ;
;     -- 6 input functions                    ; 397       ;
;     -- 5 input functions                    ; 396       ;
;     -- 4 input functions                    ; 350       ;
;     -- <=3 input functions                  ; 639       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1818      ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 127488    ;
;                                             ;           ;
; Total DSP Blocks                            ; 3         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1937      ;
; Total fan-out                               ; 18648     ;
; Average fan-out                             ; 4.78      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |top                                                                                                                                    ; 1804 (1)            ; 1818 (0)                  ; 127488            ; 3          ; 11   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                        ; top                                                 ; work         ;
;    |serial_uart:u0|                                                                                                                     ; 1712 (0)            ; 1741 (0)                  ; 127488            ; 3          ; 0    ; 0            ; |top|serial_uart:u0                                                                                                                                                                                                                                                                                                                                                                                                                         ; serial_uart                                         ; serial_uart  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; serial_uart  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; serial_uart  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; serial_uart  ;
;       |serial_uart_led:led|                                                                                                             ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_led:led                                                                                                                                                                                                                                                                                                                                                                                                     ; serial_uart_led                                     ; serial_uart  ;
;       |serial_uart_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 264 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; serial_uart_mm_interconnect_0                       ; serial_uart  ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; serial_uart  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; serial_uart  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; serial_uart  ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; serial_uart  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; serial_uart  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; serial_uart  ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                           ; serial_uart  ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 8 (8)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; serial_uart  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; serial_uart  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; serial_uart  ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 6 (6)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                      ; serial_uart  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                       ; serial_uart  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                       ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; serial_uart_mm_interconnect_0_cmd_demux             ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; serial_uart_mm_interconnect_0_cmd_demux_001         ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; serial_uart_mm_interconnect_0_cmd_mux               ; serial_uart  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; serial_uart_mm_interconnect_0_cmd_mux               ; serial_uart  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                            ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_router:router|                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; serial_uart_mm_interconnect_0_router                ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_router_001:router_001|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; serial_uart_mm_interconnect_0_router_001            ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                   ; serial_uart_mm_interconnect_0_rsp_demux             ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; serial_uart_mm_interconnect_0_rsp_demux             ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; serial_uart_mm_interconnect_0_rsp_mux               ; serial_uart  ;
;          |serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; serial_uart_mm_interconnect_0_rsp_mux_001           ; serial_uart  ;
;       |serial_uart_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 1338 (0)            ; 1519 (0)                  ; 61952             ; 3          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; serial_uart_nios2_gen2_0                            ; serial_uart  ;
;          |serial_uart_nios2_gen2_0_cpu:cpu|                                                                                             ; 1338 (1169)         ; 1519 (1186)               ; 61952             ; 3          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; serial_uart_nios2_gen2_0_cpu                        ; serial_uart  ;
;             |serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                         ; serial_uart_nios2_gen2_0_cpu_bht_module             ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                ; altsyncram_pdj1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                 ; serial_uart_nios2_gen2_0_cpu_dc_data_module         ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                        ; altsyncram_4kl1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|                                            ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                   ; serial_uart_nios2_gen2_0_cpu_dc_tag_module          ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; altsyncram                                          ; work         ;
;                   |altsyncram_dmi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dmi1:auto_generated                                                                                                                                                                                                          ; altsyncram_dmi1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                             ; serial_uart_nios2_gen2_0_cpu_dc_victim_module       ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                          ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                    ; altsyncram_baj1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                 ; serial_uart_nios2_gen2_0_cpu_ic_data_module         ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                        ; altsyncram_spj1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|                                            ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                   ; serial_uart_nios2_gen2_0_cpu_ic_tag_module          ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; altsyncram                                          ; work         ;
;                   |altsyncram_jgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated                                                                                                                                                                                                          ; altsyncram_jgj1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                ; serial_uart_nios2_gen2_0_cpu_mult_cell              ; serial_uart  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; altera_mult_add_37p2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; altera_mult_add_37p2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; altera_mult_add_37p2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|                                         ; 169 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; serial_uart_nios2_gen2_0_cpu_nios2_oci              ; serial_uart  ;
;                |serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper    ; serial_uart  ;
;                   |serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk     ; serial_uart  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|                       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck                                                            ; serial_uart_nios2_gen2_0_cpu_debug_slave_tck        ; serial_uart  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg       ; serial_uart  ;
;                |serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; serial_uart_nios2_gen2_0_cpu_nios2_oci_break        ; serial_uart  ;
;                |serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; serial_uart_nios2_gen2_0_cpu_nios2_oci_debug        ; serial_uart  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|                                ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; serial_uart_nios2_gen2_0_cpu_nios2_ocimem           ; serial_uart  ;
;                   |serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module   ; serial_uart  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; serial_uart_nios2_gen2_0_cpu_register_bank_a_module ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; altsyncram_voi1                                     ; work         ;
;             |serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; serial_uart_nios2_gen2_0_cpu_register_bank_b_module ; serial_uart  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; altsyncram_voi1                                     ; work         ;
;       |serial_uart_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 1 (1)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; serial_uart_onchip_memory2_0                        ; serial_uart  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_0pn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0pn1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_0pn1                                     ; work         ;
;       |serial_uart_uart:uart|                                                                                                           ; 90 (0)              ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_uart:uart                                                                                                                                                                                                                                                                                                                                                                                                   ; serial_uart_uart                                    ; serial_uart  ;
;          |serial_uart_uart_regs:the_serial_uart_uart_regs|                                                                              ; 22 (22)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs                                                                                                                                                                                                                                                                                                                                                   ; serial_uart_uart_regs                               ; serial_uart  ;
;          |serial_uart_uart_rx:the_serial_uart_uart_rx|                                                                                  ; 44 (44)             ; 37 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx                                                                                                                                                                                                                                                                                                                                                       ; serial_uart_uart_rx                                 ; serial_uart  ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer                             ; work         ;
;          |serial_uart_uart_tx:the_serial_uart_uart_tx|                                                                                  ; 24 (24)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx                                                                                                                                                                                                                                                                                                                                                       ; serial_uart_uart_tx                                 ; serial_uart  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dmi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 6            ; 64           ; 6            ; 384   ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408  ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                             ;
; serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0pn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; serial_uart_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                      ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                             ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                         ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                               ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                             ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                               ;                  ;
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0                                                                                                                                                                                                                                                                                                                                                                                  ; serial_uart.qsys ;
; Altera ; altera_irq_mapper               ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_led:led                                                                                                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; serial_uart.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                        ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                    ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                           ; serial_uart.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                 ; serial_uart.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                        ; serial_uart.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                   ; serial_uart.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                     ; serial_uart.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                           ; serial_uart.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                 ; serial_uart.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                       ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                    ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                      ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                                                                              ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                        ; serial_uart.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                        ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                    ; serial_uart.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                                                                                          ; serial_uart.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; serial_uart.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                ; serial_uart.qsys ;
; Altera ; altera_nios2_gen2               ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                           ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                      ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                           ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                           ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace|serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode:serial_uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_pib:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                  ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                    ; serial_uart.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                           ; serial_uart.qsys ;
; Altera ; altera_avalon_uart              ; 17.1    ; N/A          ; N/A          ; |top|serial_uart:u0|serial_uart_uart:uart                                                                                                                                                                                                                                                                                                                                                            ; serial_uart.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 21                                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[10..15]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                   ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                   ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                                   ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                   ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                                                                ; Merged with serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..13]                                                                                                                                                                                                                                                                       ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                                          ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                             ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                   ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                            ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                     ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,5..9,11..14]                                                                                                                                                                                                                                                              ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                   ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                   ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                  ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                      ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 314                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                   ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                ; Lost Fanouts              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                               ; Lost Fanouts              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                             ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                                          ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs|readdata[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                    ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                               ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                ; Lost Fanouts              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                  ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                               ; Lost Fanouts              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                 ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                               ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                               ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1818  ;
; Number of registers using Synchronous Clear  ; 237   ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 1486  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1309  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx|txd                                                                                                                                                                                                                                            ; 1       ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx|pre_txd                                                                                                                                                                                                                                        ; 2       ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                       ; 29      ;
; serial_uart:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; serial_uart:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                   ; 2       ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                              ; 9       ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx|tx_ready                                                                                                                                                                                                                                       ; 6       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; serial_uart:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                          ; 2       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                       ; 1       ;
; serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx|tx_shift_empty                                                                                                                                                                                                                                 ; 2       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                     ; 1       ;
; serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[11]                                                                                                                                                                                                                    ; 1       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|M_rot[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_rot_step1[4]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|E_logic_result[8]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|D_src2_reg[13]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[19]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0pn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_uart:uart ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; serial_uart_onchip_memory2_0.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                             ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; serial_uart_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 2048                             ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0pn1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 83    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 80    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 83    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 80    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_003|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_005|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                      ;
; Entity Instance                           ; serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_uart:uart"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                      ;
+---------------+--------+----------+----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                       ;
+---------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1741                        ;
;     CLR               ; 333                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 13                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 869                         ;
;     ENA CLR SCLR      ; 78                          ;
;     ENA CLR SCLR SLD  ; 61                          ;
;     ENA CLR SLD       ; 97                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1714                        ;
;     arith             ; 133                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 1560                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 333                         ;
;         5 data inputs ; 374                         ;
;         6 data inputs ; 385                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 38                          ;
; stratixv_ram_block    ; 243                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 91                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.48                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Mon Jan 17 13:04:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_uart -c serial_uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "serial_uart.qsys"
Info (12250): 2022.01.17.13:05:02 Progress: Loading serial_uart/serial_uart.qsys
Info (12250): 2022.01.17.13:05:03 Progress: Reading input file
Info (12250): 2022.01.17.13:05:03 Progress: Adding clk [clock_source 17.1]
Info (12250): 2022.01.17.13:05:04 Progress: Parameterizing module clk
Info (12250): 2022.01.17.13:05:04 Progress: Adding led [altera_avalon_pio 17.1]
Info (12250): 2022.01.17.13:05:04 Progress: Parameterizing module led
Info (12250): 2022.01.17.13:05:04 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Info (12250): 2022.01.17.13:05:05 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.01.17.13:05:05 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Info (12250): 2022.01.17.13:05:05 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.01.17.13:05:05 Progress: Adding uart [altera_avalon_uart 17.1]
Info (12250): 2022.01.17.13:05:05 Progress: Parameterizing module uart
Info (12250): 2022.01.17.13:05:05 Progress: Building connections
Info (12250): 2022.01.17.13:05:05 Progress: Parameterizing connections
Info (12250): 2022.01.17.13:05:05 Progress: Validating
Info (12250): 2022.01.17.13:05:07 Progress: Done reading input file
Info (12250): Serial_uart: Generating serial_uart "serial_uart" for QUARTUS_SYNTH
Info (12250): Led: Starting RTL generation for module 'serial_uart_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=serial_uart_led --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen//serial_uart_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'serial_uart_led'
Info (12250): Led: "serial_uart" instantiated altera_avalon_pio "led"
Info (12250): Nios2_gen2_0: "serial_uart" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'serial_uart_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=serial_uart_onchip_memory2_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen//serial_uart_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'serial_uart_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "serial_uart" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Uart: Starting RTL generation for module 'serial_uart_uart'
Info (12250): Uart:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=serial_uart_uart --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen//serial_uart_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart: Done RTL generation for module 'serial_uart_uart'
Info (12250): Uart: "serial_uart" instantiated altera_avalon_uart "uart"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "serial_uart" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "serial_uart" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "serial_uart" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'serial_uart_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=serial_uart_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen//serial_uart_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.01.17 13:05:29 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.01.17 13:05:29 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.01.17 13:05:30 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.01.17 13:05:30 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)     Testbench
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)     Instruction decoding
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)       Instruction fields
Info (12250): Cpu: # 2022.01.17 13:05:31 (*)       Instruction decodes
Info (12250): Cpu: # 2022.01.17 13:05:32 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.01.17 13:05:32 (*)       Instruction controls
Info (12250): Cpu: # 2022.01.17 13:05:32 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.01.17 13:05:32 (*)     Pipeline backend
Info (12250): Cpu: # 2022.01.17 13:05:34 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.01.17 13:05:36 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.01.17 13:05:38 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'serial_uart_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info (12250): Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Serial_uart: Done "serial_uart" with 29 modules, 49 files
Info (12249): Finished elaborating Platform Designer system entity "serial_uart.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/serial_uart.v
    Info (12023): Found entity 1: serial_uart File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv
    Info (12023): Found entity 1: serial_uart_irq_mapper File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_avalon_st_adapter File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_rsp_mux_001 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_rsp_mux File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_rsp_demux_002 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_rsp_demux File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_cmd_mux_002 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_cmd_mux File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_cmd_demux_001 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_cmd_demux File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_router_004_default_decode File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: serial_uart_mm_interconnect_0_router_004 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_router_002_default_decode File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: serial_uart_mm_interconnect_0_router_002 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_router_001_default_decode File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: serial_uart_mm_interconnect_0_router_001 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: serial_uart_mm_interconnect_0_router_default_decode File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: serial_uart_mm_interconnect_0_router File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file serial_uart/synthesis/submodules/serial_uart_uart.v
    Info (12023): Found entity 1: serial_uart_uart_tx File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 21
    Info (12023): Found entity 2: serial_uart_uart_rx_stimulus_source File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 194
    Info (12023): Found entity 3: serial_uart_uart_rx File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 288
    Info (12023): Found entity 4: serial_uart_uart_regs File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 547
    Info (12023): Found entity 5: serial_uart_uart File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v
    Info (12023): Found entity 1: serial_uart_onchip_memory2_0 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0 File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_ic_data_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: serial_uart_nios2_gen2_0_cpu_ic_tag_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: serial_uart_nios2_gen2_0_cpu_bht_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: serial_uart_nios2_gen2_0_cpu_register_bank_a_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: serial_uart_nios2_gen2_0_cpu_register_bank_b_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: serial_uart_nios2_gen2_0_cpu_dc_tag_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: serial_uart_nios2_gen2_0_cpu_dc_data_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: serial_uart_nios2_gen2_0_cpu_dc_victim_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: serial_uart_nios2_gen2_0_cpu_nios2_oci_debug File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: serial_uart_nios2_gen2_0_cpu_nios2_oci_break File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: serial_uart_nios2_gen2_0_cpu_nios2_oci_pib File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: serial_uart_nios2_gen2_0_cpu_nios2_oci_im File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: serial_uart_nios2_gen2_0_cpu_nios2_performance_monitors File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: serial_uart_nios2_gen2_0_cpu_nios2_ocimem File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: serial_uart_nios2_gen2_0_cpu_nios2_oci File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: serial_uart_nios2_gen2_0_cpu File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_tck File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_mult_cell File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: serial_uart_nios2_gen2_0_cpu_test_bench File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_led.v
    Info (12023): Found entity 1: serial_uart_led File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: E:/FPGA/serial_uart/top.v Line: 2
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/serial_uart.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/serial_uart.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_master_agent.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_master_translator.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_reset_controller.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_reset_synchronizer.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_led.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_led.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v
Info (15248): File "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_uart.v" is a duplicate of already analyzed file "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_uart.v
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "serial_uart" for hierarchy "serial_uart:u0" File: E:/FPGA/serial_uart/top.v Line: 15
Info (12128): Elaborating entity "serial_uart_led" for hierarchy "serial_uart:u0|serial_uart_led:led" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 69
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 100
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_test_bench" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_test_bench:the_serial_uart_nios2_gen2_0_cpu_test_bench" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 5972
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_ic_data_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 6974
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: E:/FPGA/serial_uart/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 7040
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jgj1.tdf
    Info (12023): Found entity 1: altsyncram_jgj1 File: E:/FPGA/serial_uart/db/altsyncram_jgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jgj1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_bht_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 7238
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: E:/FPGA/serial_uart/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: E:/FPGA/serial_uart/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 8213
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_mult_cell" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: E:/FPGA/serial_uart/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/FPGA/serial_uart/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/FPGA/serial_uart/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: E:/FPGA/serial_uart/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmi1.tdf
    Info (12023): Found entity 1: altsyncram_dmi1 File: E:/FPGA/serial_uart/db/altsyncram_dmi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dmi1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dmi1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_dc_data_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: E:/FPGA/serial_uart/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: E:/FPGA/serial_uart/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 10151
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace|serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode:serial_uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_pib:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_pib" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: E:/FPGA/serial_uart/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "serial_uart_onchip_memory2_0" for hierarchy "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "serial_uart_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pn1.tdf
    Info (12023): Found entity 1: altsyncram_0pn1 File: E:/FPGA/serial_uart/db/altsyncram_0pn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0pn1" for hierarchy "serial_uart:u0|serial_uart_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0pn1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "serial_uart_uart" for hierarchy "serial_uart:u0|serial_uart_uart:uart" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 129
Info (12128): Elaborating entity "serial_uart_uart_tx" for hierarchy "serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_tx:the_serial_uart_uart_tx" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 867
Info (12128): Elaborating entity "serial_uart_uart_rx" for hierarchy "serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 885
Info (12128): Elaborating entity "serial_uart_uart_rx_stimulus_source" for hierarchy "serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_rx:the_serial_uart_uart_rx|serial_uart_uart_rx_stimulus_source:the_serial_uart_uart_rx_stimulus_source" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 366
Info (12128): Elaborating entity "serial_uart_uart_regs" for hierarchy "serial_uart:u0|serial_uart_uart:uart|serial_uart_uart_regs:the_serial_uart_uart_regs" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v Line: 916
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 175
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 446
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 506
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 570
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 634
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 698
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 762
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 924
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1008
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_default_decode" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router:router|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_001" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1456
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_001_default_decode" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_001:router_001|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_002" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_002_default_decode" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_002:router_002|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_004" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_router_004_default_decode" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_router_004:router_004|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_cmd_demux" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1655
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_cmd_demux_001" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_cmd_mux" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1701
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_cmd_mux_002" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1741
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_rsp_demux" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1781
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_rsp_demux_002" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1821
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_rsp_mux" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1873
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_rsp_mux_001" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1896
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_avalon_st_adapter" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "serial_uart:u0|serial_uart_mm_interconnect_0:mm_interconnect_0|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "serial_uart_irq_mapper" for hierarchy "serial_uart:u0|serial_uart_irq_mapper:irq_mapper" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 182
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "serial_uart:u0|altera_reset_controller:rst_controller" File: E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v Line: 245
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "serial_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.17.13:05:59 Progress: Loading sld87fae8e3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/FPGA/serial_uart/output_files/serial_uart.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3112 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2850 logic cells
    Info (21064): Implemented 243 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4998 megabytes
    Info: Processing ended: Mon Jan 17 13:06:33 2022
    Info: Elapsed time: 00:02:02
    Info: Total CPU time (on all processors): 00:02:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA/serial_uart/output_files/serial_uart.map.smsg.


