<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AD9361: sw/ad9361.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AD9361
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ad9361.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ad9361_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef IIO_FREQUENCY_AD9361_H_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define IIO_FREQUENCY_AD9361_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="common_8h.html">common.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/********************** Macros and Constants Definitions **********************/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_SPI_CONF                             0x000 </span><span class="comment">/* SPI Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_MULTICHIP_SYNC_AND_TX_MON_CTRL       0x001 </span><span class="comment">/* Multi-Chip Sync and Tx Mon Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TX_ENABLE_FILTER_CTRL                0x002 </span><span class="comment">/* Tx Enable &amp; Filter Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_RX_ENABLE_FILTER_CTRL                0x003 </span><span class="comment">/* Rx Enable &amp; Filter  Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_INPUT_SELECT                                 0x004 </span><span class="comment">/* Input Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_RFPLL_DIVIDERS                       0x005 </span><span class="comment">/* RFPLL Dividers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_RX_CLOCK_DATA_DELAY                  0x006 </span><span class="comment">/* Rx Clock &amp; Data  Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TX_CLOCK_DATA_DELAY                  0x007 </span><span class="comment">/* Tx Clock &amp; Data Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_CLOCK_ENABLE                                 0x009 </span><span class="comment">/* Clock Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_BBPLL                                0x00A </span><span class="comment">/* BBPLL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TEMP_OFFSET                          0x00B </span><span class="comment">/* Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_START_TEMP_READING                   0x00C </span><span class="comment">/* Start Temp Reading */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TEMP_SENSE2                          0x00D </span><span class="comment">/* Temp Sense2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TEMPERATURE                          0x00E </span><span class="comment">/* Temperature */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TEMP_SENSOR_CONFIG                   0x00F </span><span class="comment">/* Temp Sensor Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_PARALLEL_PORT_CONF_1                         0x010 </span><span class="comment">/* Parallel Port Configuration 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_PARALLEL_PORT_CONF_2                         0x011 </span><span class="comment">/* Parallel Port Configuration 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_PARALLEL_PORT_CONF_3                         0x012 </span><span class="comment">/* Parallel Port Configuration 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_ENSM_MODE                            0x013 </span><span class="comment">/* ENSM Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_ENSM_CONFIG_1                        0x014 </span><span class="comment">/* ENSM Config 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_ENSM_CONFIG_2                        0x015 </span><span class="comment">/* ENSM Config 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_CALIBRATION_CTRL                     0x016 </span><span class="comment">/* Calibration Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_STATE                                0x017 </span><span class="comment">/* State */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_AUXDAC_1_WORD                        0x018 </span><span class="comment">/* AuxDAC 1 Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_AUXDAC_2_WORD                        0x019 </span><span class="comment">/* AuxDAC 2 Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_AUXDAC_1_CONFIG                      0x01A </span><span class="comment">/* AuxDAC 1 Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_AUXDAC_2_CONFIG                      0x01B </span><span class="comment">/* AuxDAC 2 Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_AUXADC_CLOCK_DIVIDER                         0x01C </span><span class="comment">/* AuxADC Clock Divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define REG_AUXADC_CONFIG                        0x01D </span><span class="comment">/* Aux ADC Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define REG_AUXADC_WORD_MSB                      0x01E </span><span class="comment">/* AuxADC Word MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define REG_AUXADC_LSB                           0x01F </span><span class="comment">/* AuxADC LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define REG_AUTO_GPO                             0x020 </span><span class="comment">/* Auto GPO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define REG_AGC_GAIN_LOCK_DELAY                  0x021 </span><span class="comment">/* AGC Gain Lock Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define REG_AGC_ATTACK_DELAY                     0x022 </span><span class="comment">/* AGC Attack Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define REG_AUXDAC_ENABLE_CTRL                   0x023 </span><span class="comment">/* AuxDAC Enable Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define REG_RX_LOAD_SYNTH_DELAY                  0x024 </span><span class="comment">/* RX Load Synth Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define REG_TX_LOAD_SYNTH_DELAY                  0x025 </span><span class="comment">/* TX Load Synth Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define REG_EXTERNAL_LNA_CTRL                    0x026 </span><span class="comment">/* External LNA control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define REG_GPO_FORCE_AND_INIT                   0x027 </span><span class="comment">/* GPO Force and Init */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define REG_GPO0_RX_DELAY                        0x028 </span><span class="comment">/* GPO0 Rx delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define REG_GPO1_RX_DELAY                        0x029 </span><span class="comment">/* GPO1 Rx delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define REG_GPO2_RX_DELAY                        0x02A </span><span class="comment">/* GPO2 Rx delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define REG_GPO3_RX_DELAY                        0x02B </span><span class="comment">/* GPO3 Rx delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define REG_GPO0_TX_DELAY                        0x02C </span><span class="comment">/* GPO0 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define REG_GPO1_TX_DELAY                        0x02D </span><span class="comment">/* GPO1 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define REG_GPO2_TX_DELAY                        0x02E </span><span class="comment">/* GPO2 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define REG_GPO3_TX_DELAY                        0x02F </span><span class="comment">/* GPO3 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define REG_AUXDAC1_RX_DELAY                     0x030 </span><span class="comment">/* AuxDAC1 Rx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define REG_AUXDAC1_TX_DELAY                     0x031 </span><span class="comment">/* AuxDAC1 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define REG_AUXDAC2_RX_DELAY                     0x032 </span><span class="comment">/* AuxDAC2 Rx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define REG_AUXDAC2_TX_DELAY                     0x033 </span><span class="comment">/* AuxDAC2 Tx Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define REG_CTRL_OUTPUT_POINTER                  0x035 </span><span class="comment">/* Control Output Pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define REG_CTRL_OUTPUT_ENABLE                   0x036 </span><span class="comment">/* Control Output Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define REG_PRODUCT_ID                           0x037 </span><span class="comment">/* Product ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define REG_REFERENCE_CLOCK_CYCLES               0x03A </span><span class="comment">/* Reference Clock Cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define REG_DIGITAL_IO_CTRL                      0x03B </span><span class="comment">/* Digital I/O Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define REG_LVDS_BIAS_CTRL                       0x03C </span><span class="comment">/* LVDS Bias control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define REG_LVDS_INVERT_CTRL1                    0x03D </span><span class="comment">/* LVDS Invert control1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define REG_LVDS_INVERT_CTRL2                    0x03E </span><span class="comment">/* LVDS Invert control2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define REG_SDM_CTRL_1                           0x03F </span><span class="comment">/* SDM Control 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define REG_FRACT_BB_FREQ_WORD_1                         0x041 </span><span class="comment">/* Fractional BB Freq Word 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define REG_FRACT_BB_FREQ_WORD_2                         0x042 </span><span class="comment">/* Fractional BB Freq Word 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define REG_FRACT_BB_FREQ_WORD_3                         0x043 </span><span class="comment">/* Fractional BB Freq Word 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define REG_INTEGER_BB_FREQ_WORD                         0x044 </span><span class="comment">/* Integer BB Freq Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define REG_CLOCK_CTRL                           0x045 </span><span class="comment">/* Clock Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define REG_CP_CURRENT                           0x046 </span><span class="comment">/* CP Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define REG_CP_BLEED_CURRENT                     0x047 </span><span class="comment">/* CP Bleed Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define REG_LOOP_FILTER_1                        0x048 </span><span class="comment">/* Loop Filter 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define REG_LOOP_FILTER_2                        0x049 </span><span class="comment">/* Loop Filter 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define REG_LOOP_FILTER_3                        0x04A </span><span class="comment">/* Loop Filter 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define REG_VCO_CTRL                             0x04B </span><span class="comment">/* VCO Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define REG_VCO_PROGRAM_1                        0x04C</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define REG_VCO_PROGRAM_2                        0x04D</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define REG_SDM_CTRL                             0x04E </span><span class="comment">/* SDM Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define REG_RX_SYNTH_POWER_DOWN_OVERRIDE                 0x050 </span><span class="comment">/* Rx Synth Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define REG_TX_SYNTH_POWER_DOWN_OVERRIDE                 0x051 </span><span class="comment">/* TX Synth Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define REG_RX_ANALOG_POWER_DOWN_OVERRIDE_1      0x052 </span><span class="comment">/* Rx Analog Power Down Override 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define REG_RX_ANALOG_POWER_DOWN_OVERRIDE_2      0x053 </span><span class="comment">/* Rx Analog Power Down Override 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define REG_RX1_ADC_POWER_DOWN_OVERRIDE          0x054 </span><span class="comment">/* Rx1 ADC Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define REG_RX2_ADC_POWER_DOWN_OVERRIDE          0x055 </span><span class="comment">/* Rx2 ADC Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define REG_TX_ANALOG_POWER_DOWN_OVERRIDE_1      0x056 </span><span class="comment">/* Tx Analog Power Down Override 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define REG_ANALOG_POWER_DOWN_OVERRIDE           0x057 </span><span class="comment">/* Analog Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define REG_MISC_POWER_DOWN_OVERRIDE             0x058 </span><span class="comment">/* Misc Power Down Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define REG_CH_1_OVERFLOW                        0x05E </span><span class="comment">/* CH 1 Overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define REG_CH_2_OVERFLOW                        0x05F </span><span class="comment">/* CH 2 Overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_COEF_ADDR                  0x060 </span><span class="comment">/* TX Filter Coefficient Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_COEF_WRITE_DATA_1          0x061 </span><span class="comment">/* TX Filter Coefficient Write Data 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_COEF_WRITE_DATA_2          0x062 </span><span class="comment">/* TX Filter Coefficient Write Data 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_COEF_READ_DATA_1           0x063 </span><span class="comment">/* TX Filter Coefficient Read Data 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_COEF_READ_DATA_2           0x064 </span><span class="comment">/* TX Filter Coefficient Read Data 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define REG_TX_FILTER_CONF                       0x065 </span><span class="comment">/* TX Filter Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define REG_TX_MON_LOW_GAIN                      0x067 </span><span class="comment">/* Tx Mon Low Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define REG_TX_MON_HIGH_GAIN                     0x068 </span><span class="comment">/* Tx Mon High Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define REG_TX_MON_DELAY                                 0x069 </span><span class="comment">/* Tx Mon Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define REG_TX_LEVEL_THRESH                      0x06A </span><span class="comment">/* Tx Level Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define REG_TX_RSSI1                             0x06B </span><span class="comment">/* TX RSSI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define REG_TX_RSSI2                             0x06C </span><span class="comment">/* TX RSSI2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define REG_TX_RSSI_LSB                          0x06D </span><span class="comment">/* TX RSSI LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define REG_TPM_MODE_ENABLE                      0x06E </span><span class="comment">/* TPM Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define REG_TX_MON_TEMP_GAIN_COEF                0x06F </span><span class="comment">/* Temp Gain Coefficient */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define REG_TX_MON_1_CONFIG                      0x070 </span><span class="comment">/* Tx Mon 1 Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define REG_TX_MON_2_CONFIG                      0x071 </span><span class="comment">/* Tx Mon 2 Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define REG_TX1_ATTEN_0                          0x073 </span><span class="comment">/* Tx1 Atten 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define REG_TX1_ATTEN_1                          0x074 </span><span class="comment">/* Tx1 Atten 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define REG_TX2_ATTEN_0                          0x075 </span><span class="comment">/* Tx2 Atten 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define REG_TX2_ATTEN_1                          0x076 </span><span class="comment">/* Tx2 Atten 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define REG_TX_ATTEN_OFFSET                      0x077 </span><span class="comment">/* Tx Atten Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define REG_TX_ATTEN_THRESH                      0x078 </span><span class="comment">/* Tx Atten Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define REG_TX1_DIG_ATTEN                        0x079 </span><span class="comment">/* Tx1 Dig Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define REG_TX2_DIG_ATTEN                        0x07C </span><span class="comment">/* Tx2 Dig Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define REG_TX1_SYMBOL_ATTEN                     0x07F </span><span class="comment">/* TX1 Symbol Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define REG_TX2_SYMBOL_ATTEN                     0x080 </span><span class="comment">/* TX2 Symbol Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define REG_TX_SYMBOL_ATTEN_CONFIG               0x081 </span><span class="comment">/* TX Symbol Atten Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_1_PHASE_CORR                         0x08E </span><span class="comment">/* Tx1 Out 1 Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_1_GAIN_CORR                  0x08F </span><span class="comment">/* Tx1 Out 1 Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_1_PHASE_CORR                         0x090 </span><span class="comment">/* Tx2 Out 1 Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_1_GAIN_CORR                  0x091 </span><span class="comment">/* Tx2 Out 1 Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_1_OFFSET_I                   0x092 </span><span class="comment">/* Tx1 Out 1 Offset I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_1_OFFSET_Q                   0x093 </span><span class="comment">/* Tx1 Out 1 Offset Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_1_OFFSET_I                   0x094 </span><span class="comment">/* Tx2 Out 1 Offset I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_1_OFFSET_Q                   0x095 </span><span class="comment">/* Tx2 Out 1 Offset Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_2_PHASE_CORR                         0x096 </span><span class="comment">/* Tx1 Out 2 Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_2_GAIN_CORR                  0x097 </span><span class="comment">/* Tx1 Out 2 Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_2_PHASE_CORR                         0x098 </span><span class="comment">/* Tx2 Out 2 Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_2_GAIN_CORR                  0x099 </span><span class="comment">/* Tx2 Out 2 Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_2_OFFSET_I                   0x09A </span><span class="comment">/* Tx1 Out 2 Offset I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define REG_TX1_OUT_2_OFFSET_Q                   0x09B </span><span class="comment">/* Tx1 Out 2 Offset Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_2_OFFSET_I                   0x09C </span><span class="comment">/* Tx2 Out 2 Offset I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define REG_TX2_OUT_2_OFFSET_Q                   0x09D </span><span class="comment">/* Tx2 Out 2 Offset Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define REG_TX_FORCE_BITS                        0x09F </span><span class="comment">/* Force Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define REG_QUAD_CAL_NCO_FREQ_PHASE_OFFSET       0x0A0 </span><span class="comment">/* Quad Cal NCO Freq &amp; Phase Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define REG_QUAD_CAL_CTRL                        0x0A1 </span><span class="comment">/* Quad Cal Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define REG_KEXP_1                               0x0A2 </span><span class="comment">/* Kexp 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define REG_KEXP_2                               0x0A3 </span><span class="comment">/* Kexp 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define REG_QUAD_SETTLE_COUNT                    0x0A4 </span><span class="comment">/* QUAD Settle count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define REG_MAG_FTEST_THRESH                     0x0A5 </span><span class="comment">/* Mag. Ftest Thresh */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define REG_MAG_FTEST_THRESH_2                   0x0A6 </span><span class="comment">/* Mag. Ftest Thresh 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define REG_QUAD_CAL_STATUS_TX1                  0x0A7 </span><span class="comment">/* Quad cal status Tx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define REG_QUAD_CAL_STATUS_TX2                  0x0A8 </span><span class="comment">/* Quad cal status Tx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define REG_QUAD_CAL_COUNT                       0x0A9 </span><span class="comment">/* Quad cal Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define REG_TX_QUAD_FULL_LMT_GAIN                0x0AA </span><span class="comment">/* Tx Quad Full/LMT Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define REG_SQUARER_CONFIG                       0x0AB </span><span class="comment">/* Squarer Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define REG_TX_QUAD_CAL_ATTEN                    0x0AC </span><span class="comment">/* TX Quad Cal Atten */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define REG_THRESH_ACCUM                                 0x0AD </span><span class="comment">/* Thresh Accum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define REG_TX_QUAD_LPF_GAIN                     0x0AE </span><span class="comment">/* Tx Quad LPF Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define REG_TXDAC_VDS_I                          0x0B0 </span><span class="comment">/* TxDAC Vds I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define REG_TXDAC_VDS_Q                          0x0B1 </span><span class="comment">/* TxDAC Vds Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define REG_TXDAC_GN_I                           0x0B2 </span><span class="comment">/* TxDAC gn I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define REG_TXDAC_GN_Q                           0x0B3 </span><span class="comment">/* TxDAC gn Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define REG_TXBBF_OPAMP_A                        0x0C0 </span><span class="comment">/* TxBBF OpAmp A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define REG_TXBBF_OPAMP_B                        0x0C1 </span><span class="comment">/* TxBBF OpAmp B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define REG_TX_BBF_R1                            0x0C2 </span><span class="comment">/* Tx BBF R1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define REG_TX_BBF_R2                            0x0C3 </span><span class="comment">/* Tx BBF R2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define REG_TX_BBF_R3                            0x0C4 </span><span class="comment">/* Tx BBF R3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define REG_TX_BBF_R4                            0x0C5 </span><span class="comment">/* Tx BBF R4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define REG_TX_BBF_RP                            0x0C6 </span><span class="comment">/* Tx BBF RP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define REG_TX_BBF_C1                            0x0C7 </span><span class="comment">/* Tx BBF C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define REG_TX_BBF_C2                            0x0C8 </span><span class="comment">/* Tx BBF C2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define REG_TX_BBF_CP                            0x0C9 </span><span class="comment">/* Tx BBF Cp */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define REG_TX_TUNE_CTRL                                 0x0CA </span><span class="comment">/* Tx Tune Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define REG_TX_BBF_R2B                           0x0CB </span><span class="comment">/* Tx BBF R2b */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define REG_TX_BBF_TUNE                          0x0CC </span><span class="comment">/* Tx BBF Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define REG_CONFIG0                              0x0D0 </span><span class="comment">/* Config0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define REG_RESISTOR                             0x0D1 </span><span class="comment">/* Resistor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define REG_CAPACITOR                            0x0D2 </span><span class="comment">/* Capacitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define REG_LO_CM                                0x0D3 </span><span class="comment">/* LO CM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define REG_TX_BBF_TUNE_DIVIDER                  0x0D6 </span><span class="comment">/* TX BBF Tune Divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define REG_TX_BBF_TUNE_MODE                     0x0D7 </span><span class="comment">/* TX BBF Tune Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_COEF_ADDR                  0x0F0 </span><span class="comment">/* Rx Filter Coeff Addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_COEF_DATA_1                0x0F1 </span><span class="comment">/* Rx Filter Coeff Data 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_COEF_DATA_2                0x0F2 </span><span class="comment">/* Rx Filter Coeff Data 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_COEF_READ_DATA_1           0x0F3 </span><span class="comment">/* Rx Filter Coeff Read Data 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_COEF_READ_DATA_2           0x0F4 </span><span class="comment">/* Rx Filter Coeff Read Data 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_CONFIG                     0x0F5 </span><span class="comment">/* Rx Filter Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define REG_RX_FILTER_GAIN                       0x0F6 </span><span class="comment">/* Rx Filter Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define REG_AGC_CONFIG_1                                 0x0FA </span><span class="comment">/* AGC Config1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define REG_AGC_CONFIG_2                                 0x0FB </span><span class="comment">/* AGC config2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define REG_AGC_CONFIG_3                                 0x0FC </span><span class="comment">/* AGC Config3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define REG_MAX_LMT_FULL_GAIN                    0x0FD </span><span class="comment">/* Max LMT/Full Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define REG_PEAK_WAIT_TIME                       0x0FE </span><span class="comment">/* Peak Wait Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define REG_DIGITAL_GAIN                                 0x100 </span><span class="comment">/* Digital Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define REG_AGC_LOCK_LEVEL                       0x101 </span><span class="comment">/* AGC Lock Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define REG_ADC_NOISE_CORRECTION_FACTOR          0x102 </span><span class="comment">/* ADC noise Correction Factor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define REG_GAIN_STP_CONFIG1                     0x103 </span><span class="comment">/* Gain Step Config1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define REG_ADC_SMALL_OVERLOAD_THRESH            0x104 </span><span class="comment">/* ADC Small Overload Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define REG_ADC_LARGE_OVERLOAD_THRESH            0x105 </span><span class="comment">/* ADC Large Overload Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define REG_GAIN_STP_CONFIG_2                    0x106 </span><span class="comment">/* Gain Step Config 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define REG_SMALL_LMT_OVERLOAD_THRESH            0x107 </span><span class="comment">/* Small LMT Overload Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define REG_LARGE_LMT_OVERLOAD_THRESH            0x108 </span><span class="comment">/* Large LMT Overload Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define REG_RX1_MANUAL_LMT_FULL_GAIN             0x109 </span><span class="comment">/* Rx1 Manual LMT/Full Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define REG_RX1_MANUAL_LPF_GAIN                  0x10A </span><span class="comment">/* Rx1 Manual LPF gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define REG_RX1_MANUAL_DIGITALFORCED_GAIN        0x10B </span><span class="comment">/* Rx1 Manual Digital/Forced Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define REG_RX2_MANUAL_LMT_FULL_GAIN             0x10C </span><span class="comment">/* Rx2 Manual LMT/Full Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define REG_RX2_MANUAL_LPF_GAIN                  0x10D </span><span class="comment">/* Rx2 Manual LPF Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define REG_RX2_MANUAL_DIGITALFORCED_GAIN        0x10E </span><span class="comment">/* Rx2 Manual Digital/Forced Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define REG_FAST_CONFIG_1                        0x110 </span><span class="comment">/* Config 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define REG_FAST_CONFIG_2_SETTLING_DELAY                 0x111 </span><span class="comment">/* Config 2 &amp; Settling Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define REG_FAST_ENERGY_LOST_THRESH              0x112 </span><span class="comment">/* Energy Lost Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define REG_FAST_STRONGER_SIGNAL_THRESH          0x113 </span><span class="comment">/* Stronger Signal Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define REG_FAST_LOW_POWER_THRESH                0x114 </span><span class="comment">/* Low Power Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define REG_FAST_STRONG_SIGNAL_FREEZE            0x115 </span><span class="comment">/* Strong Signal Freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define REG_FAST_FINAL_OVER_RANGE_AND_OPT_GAIN   0x116 </span><span class="comment">/* Final Over Range and Opt Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define REG_FAST_ENERGY_DETECT_COUNT             0x117 </span><span class="comment">/* Energy Detect Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define REG_FAST_AGCLL_UPPER_LIMIT               0x118 </span><span class="comment">/* AGCLL Upper Limit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define REG_FAST_GAIN_LOCK_EXIT_COUNT            0x119 </span><span class="comment">/* Gain Lock Exit Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define REG_FAST_INITIAL_LMT_GAIN_LIMIT          0x11A </span><span class="comment">/* Initial LMT Gain Limit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define REG_FAST_INCREMENT_TIME                  0x11B </span><span class="comment">/* Increment Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define REG_AGC_INNER_LOW_THRESH                         0x120 </span><span class="comment">/* AGC Inner Low Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define REG_LMT_OVERLOAD_COUNTERS                0x121 </span><span class="comment">/* LMT Overload Counters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define REG_ADC_OVERLOAD_COUNTERS                0x122 </span><span class="comment">/* ADC Overload Counters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define REG_GAIN_STP1                            0x123 </span><span class="comment">/* Gain Step1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define REG_GAIN_UPDATE_COUNTER1                         0x124 </span><span class="comment">/* Gain Update Counter1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define REG_GAIN_UPDATE_COUNTER2                         0x125 </span><span class="comment">/* Gain Update Counter2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define REG_DIGITAL_SAT_COUNTER                  0x128 </span><span class="comment">/* Digital Sat Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define REG_OUTER_POWER_THRESHS                  0x129 </span><span class="comment">/* Outer Power Thresholds */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define REG_GAIN_STP_2                           0x12A </span><span class="comment">/* Gain Step 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define REG_EXT_LNA_HIGH_GAIN                    0x12C </span><span class="comment">/* Ext LNA High Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define REG_EXT_LNA_LOW_GAIN                     0x12D </span><span class="comment">/* Ext LNA Low Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_ADDRESS                   0x130 </span><span class="comment">/* Gain Table Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_WRITE_DATA1               0x131 </span><span class="comment">/* Gain Table Write Data1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_WRITE_DATA2               0x132 </span><span class="comment">/* Gain Table Write Data2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_WRITE_DATA3               0x133 </span><span class="comment">/* Gain Table Write Data 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_READ_DATA1                0x134 </span><span class="comment">/* Gain Table Read Data 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_READ_DATA2                0x135 </span><span class="comment">/* Gain Table Read Data 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_READ_DATA3                0x136 </span><span class="comment">/* Gain Table Read Data 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define REG_GAIN_TABLE_CONFIG                    0x137 </span><span class="comment">/* Gain Table Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_ADDRESS                         0x138 </span><span class="comment">/* Gm Sub Table Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_GAIN_WRITE              0x139 </span><span class="comment">/* Gm Sub Table Gain Word Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_BIAS_WRITE              0x13A </span><span class="comment">/* Gm Sub Table Bias Word Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_CTRL_WRITE              0x13B </span><span class="comment">/* Gm Sub Table Control Word Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_GAIN_READ               0x13C </span><span class="comment">/* Gm Sub Table Gain Word Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_BIAS_READ               0x13D </span><span class="comment">/* Gm Sub Table Bias Word Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_CTRL_READ               0x13E </span><span class="comment">/* Gm Sub Table Control Word Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define REG_GM_SUB_TABLE_CONFIG                  0x13F </span><span class="comment">/* Gm Sub Table Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define REG_WORD_ADDRESS                                 0x140 </span><span class="comment">/* Word Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define REG_GAIN_DIFF_WORDERROR_WRITE            0x141 </span><span class="comment">/* Gain Diff Word/Error Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define REG_GAIN_ERROR_READ                      0x142 </span><span class="comment">/* Gain Error Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define REG_CONFIG                               0x143 </span><span class="comment">/* Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define REG_LNA_GAIN_DIFF_READ_BACK              0x144 </span><span class="comment">/* LNA Gain Diff Read Back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define REG_MAX_MIXER_CALIBRATION_GAIN_INDEX     0x145 </span><span class="comment">/* Max Mixer Calibration Gain Index */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define REG_TEMP_GAIN_COEF                       0x146 </span><span class="comment">/* Temp Gain Coefficient */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define REG_SETTLE_TIME                          0x147 </span><span class="comment">/* Settle Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define REG_MEASURE_DURATION                     0x148 </span><span class="comment">/* Measure Duration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define REG_CAL_TEMP_SENSOR_WORD                         0x149 </span><span class="comment">/* Cal Temp sensor word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define REG_MEASURE_DURATION_01                  0x150 </span><span class="comment">/* Measure Duration 0&amp;1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define REG_MEASURE_DURATION_23                  0x151 </span><span class="comment">/* Measure Duration 2&amp;3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define REG_RSSI_WEIGHT_0                        0x152 </span><span class="comment">/* RSSI Weight 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define REG_RSSI_WEIGHT_1                        0x153 </span><span class="comment">/* RSSI Weight 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define REG_RSSI_WEIGHT_2                        0x154 </span><span class="comment">/* RSSI Weight 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define REG_RSSI_WEIGHT_3                        0x155 </span><span class="comment">/* RSSI Weight 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define REG_RSSI_DELAY                           0x156 </span><span class="comment">/* RSSI delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define REG_RSSI_WAIT_TIME                       0x157 </span><span class="comment">/* RSSI wait time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define REG_RSSI_CONFIG                          0x158 </span><span class="comment">/* RSSI Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define REG_ADC_MEASURE_DURATION_01              0x159 </span><span class="comment">/* ADC Measure Duration 0&amp;1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define REG_ADC_WEIGHT_0                                 0x15A </span><span class="comment">/* ADC Weight 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define REG_ADC_WEIGHT_1                                 0x15B </span><span class="comment">/* ADC Weight 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define REG_DEC_POWER_MEASURE_DURATION_0                 0x15C </span><span class="comment">/* Dec Power Measure Duration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define REG_LNA_GAIN                             0x15D </span><span class="comment">/* LNA Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define REG_CH1_ADC_POWER                        0x160 </span><span class="comment">/* CH1 ADC Power */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define REG_CH1_RX_FILTER_POWER                  0x161 </span><span class="comment">/* CH1 Rx filter Power */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define REG_CH2_ADC_POWER                        0x162 </span><span class="comment">/* CH2 ADC Power */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define REG_CH2_RX_FILTER_POWER                  0x163 </span><span class="comment">/* CH2 Rx filter Power */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define REG_RX_QUAD_CAL_LEVEL                    0x168 </span><span class="comment">/* Rx Quad Cal Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define REG_CALIBRATION_CONFIG_1                         0x169 </span><span class="comment">/* Calibration Config 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define REG_CALIBRATION_CONFIG_2                         0x16A </span><span class="comment">/* Calibration config2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define REG_CALIBRATION_CONFIG_3                         0x16B </span><span class="comment">/* Calibration config3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define REG_CALIB_COUNT                          0x16C </span><span class="comment">/* Calib count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define REG_SETTLE_COUNT                                 0x16D </span><span class="comment">/* Settle count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define REG_RX_QUAD_GAIN1                        0x16E </span><span class="comment">/* Rx Quad gain1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define REG_RX_QUAD_GAIN2                        0x16F </span><span class="comment">/* Rx Quad gain2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_A_PHASE_CORR               0x170 </span><span class="comment">/* Rx1 Input A Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_A_GAIN_CORR                0x171 </span><span class="comment">/* Rx1 Input A Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_A_PHASE_CORR               0x172 </span><span class="comment">/* Rx2 Input A Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_A_GAIN_CORR                0x173 </span><span class="comment">/* Rx2 Input A Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_A_Q_OFFSET                         0x174 </span><span class="comment">/* Rx1 Input A Q&quot; Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_A_OFFSETS                  0x175 </span><span class="comment">/* Rx1 Input A Offsets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define REG_INPUT_A_OFFSETS_1                    0x176 </span><span class="comment">/* Input A Offsets 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_A_OFFSETS                  0x177 </span><span class="comment">/* Rx2 Input A Offsets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_A_I_OFFSET                         0x178 </span><span class="comment">/* Rx2 Input A &quot;I&quot; Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_BC_PHASE_CORR              0x179 </span><span class="comment">/* Rx1 Input B&amp;C Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_BC_GAIN_CORR               0x17A </span><span class="comment">/* Rx1 Input B&amp;C Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_BC_PHASE_CORR              0x17B </span><span class="comment">/* Rx2 Input B&amp;C Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_BC_GAIN_CORR               0x17C </span><span class="comment">/* Rx2 Input B&amp;C Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_BC_Q_OFFSET                0x17D </span><span class="comment">/* Rx1 Input B&amp;C &quot;Q&quot; Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define REG_RX1_INPUT_BC_OFFSETS                         0x17E </span><span class="comment">/* Rx1 Input B&amp;C Offsets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define REG_INPUT_BC_OFFSETS_1                   0x17F </span><span class="comment">/* Input B&amp;C Offsets 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_BC_OFFSETS                         0x180 </span><span class="comment">/* Rx2 Input B&amp;C Offsets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define REG_RX2_INPUT_BC_I_OFFSET                0x181 </span><span class="comment">/* Rx2 Input B&amp;C &quot;I&quot; Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define REG_FORCE_BITS                           0x182 </span><span class="comment">/* Force Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define REG_WAIT_COUNT                           0x185 </span><span class="comment">/* Wait Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define REG_RF_DC_OFFSET_COUNT                   0x186 </span><span class="comment">/* RF DC Offset Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define REG_RF_DC_OFFSET_CONFIG_1                0x187 </span><span class="comment">/* RF DC Offset Config1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define REG_RF_DC_OFFSET_ATTEN                   0x188 </span><span class="comment">/* RF DC Offset Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define REG_INVERT_BITS                          0x189 </span><span class="comment">/* Invert Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define REG_DC_OFFSET_CONFIG2                    0x18B </span><span class="comment">/* DC Offset Config2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define REG_RF_CAL_GAIN_INDEX                    0x18C </span><span class="comment">/* RF Cal Gain Index */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define REG_SOI_THRESH                           0x18D </span><span class="comment">/* SOI Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define REG_BB_DC_OFFSET_SHIFT                   0x190 </span><span class="comment">/* BB DC Offset Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define REG_BB_DC_OFFSET_FAST_SETTLE_SHIFT       0x191 </span><span class="comment">/* BB DC Offset Fast Settle Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define REG_BB_FAST_SETTLE_DUR                   0x192 </span><span class="comment">/* BB Fast Settle Dur */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define REG_BB_DC_OFFSET_COUNT                   0x193 </span><span class="comment">/* BB DC Offset Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define REG_BB_DC_OFFSET_ATTEN                   0x194 </span><span class="comment">/* BB DC Offset Attenuation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define REG_RX1_BB_DC_WORD_I_MSB                         0x19A </span><span class="comment">/* RX1 BB DC word I MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define REG_RX1_BB_DC_WORD_I_LSB                         0x19B </span><span class="comment">/* RX1 BB DC word I LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define REG_RX1_BB_DC_WORD_Q_MSB                         0x19C </span><span class="comment">/* RX1 BB DC word Q MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define REG_RX1_BB_DC_WORD_Q_LSB                         0x19D </span><span class="comment">/* RX1 BB DC word Q LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define REG_RX2_BB_DC_WORD_I_MSB                         0x19E </span><span class="comment">/* RX2 BB DC word I MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define REG_RX2_BB_DC_WORD_I_LSB                         0x19F </span><span class="comment">/* RX2 BB DC word I LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define REG_RX2_BB_DC_WORD_Q_MSB                         0x1A0 </span><span class="comment">/* RX2 BB DC word Q MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define REG_RX2_BB_DC_WORD_Q_LSB                         0x1A1 </span><span class="comment">/* RX2 BB DC word Q LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define REG_BB_TRACK_CORR_WORD_I_MSB             0x1A2 </span><span class="comment">/* BB Track corr word I MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define REG_BB_TRACK_CORR_WORD_I_LSB             0x1A3 </span><span class="comment">/* BB Track corr word I LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define REG_BB_TRACK_CORR_WORD_Q_MSB             0x1A4 </span><span class="comment">/* BB Track corr word Q MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define REG_BB_TRACK_CORR_WORD_Q_LSB             0x1A5 </span><span class="comment">/* BB Track corr word Q LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define REG_RX1_RSSI_SYMBOL                      0x1A7 </span><span class="comment">/* Rx1 RSSI Symbol */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define REG_RX1_RSSI_PREAMBLE                    0x1A8 </span><span class="comment">/* Rx1 RSSI preamble */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define REG_RX2_RSSI_SYMBOL                      0x1A9 </span><span class="comment">/* Rx2 RSSI symbol */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define REG_RX2_RSSI_PREAMBLE                    0x1AA </span><span class="comment">/* Rx2 RSSI preamble */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define REG_SYMBOL_LSB                           0x1AB </span><span class="comment">/* Symbol LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define REG_PREAMBLE_LSB                                 0x1AC </span><span class="comment">/* Preamble LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define REG_RX_PATH_GAIN_MSB                     0x1AD </span><span class="comment">/* Rx Path Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define REG_RX_PATH_GAIN_LSB                     0x1AE </span><span class="comment">/* Rx Path Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define REG_RX_DIFF_LNA_FORCE                    0x1B0 </span><span class="comment">/* Rx Diff LNA Force */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define REG_RX_LNA_BIAS_COARSE                   0x1B1 </span><span class="comment">/* Rx LNA Bias Coarse */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define REG_RX_LNA_BIAS_FINE_0                   0x1B2 </span><span class="comment">/* Rx LNA Bias Fine 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define REG_RX_LNA_BIAS_FINE_1                   0x1B3 </span><span class="comment">/* Rx LNA Bias Fine 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define REG_RX_MIX_GM_CONFIG                     0x1C0 </span><span class="comment">/* Rx Mix Gm Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define REG_RX1_MIX_GM_FORCE                     0x1C1 </span><span class="comment">/* Rx1 Mix Gm Force */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define REG_RX1_MIX_GM_BIAS_FORCE                0x1C2 </span><span class="comment">/* Rx1 Mix Gm Bias (Force) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define REG_RX2_MIX_GM_FORCE                     0x1C3 </span><span class="comment">/* Rx2 Mix Gm Force */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define REG_RX2_MIX_GM_BIAS_FORCE                0x1C4 </span><span class="comment">/* Rx2 Mix Gm Bias (Force) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define REG_INPUT_A_MSBS                                 0x1C8 </span><span class="comment">/* Input A MSBs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define REG_INPUT_A_RX1_I                        0x1C9 </span><span class="comment">/* Input A RX1 I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define REG_INPUT_A_RX1_Q                        0x1CA </span><span class="comment">/* Input A RX1 Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define REG_INPUT_A_RX2_I                        0x1CB </span><span class="comment">/* Input A RX2 I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define REG_INPUT_A_RX2_Q                        0x1CC </span><span class="comment">/* Input A RX2 Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define REG_INPUTS_BC_RX1_I                      0x1CD </span><span class="comment">/* Inputs B&amp;C RX1 I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define REG_BAND1_RX1_Q                          0x1CE </span><span class="comment">/* Band1 RX1 Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define REG_INPUTS_BC_RX2_I                      0x1CF </span><span class="comment">/* Inputs B&amp;C RX2 I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define REG_INPUTS_BC_RX2_Q                      0x1D0 </span><span class="comment">/* Inputs B&amp;C RX2 Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define REG_INPUTS_BC_MSBS                       0x1D1 </span><span class="comment">/* Inputs B&amp;C MSBs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define REG_FORCE_OS_DAC                                 0x1D2 </span><span class="comment">/* Force OS DAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define REG_RX_MIX_LO_CM                                 0x1D5 </span><span class="comment">/* Rx Mix LO CM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define REG_RX_CGB_SEG_ENABLE                    0x1D6 </span><span class="comment">/* Rx CGB Seg Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define REG_RX_MIX_INPUTBIAS                     0x1D7 </span><span class="comment">/* Rx Mix Input/Bias */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define REG_RX_TIA_CONFIG                        0x1DB </span><span class="comment">/* Rx TIA Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define REG_TIA1_C_LSB                           0x1DC </span><span class="comment">/* TIA1 C LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define REG_TIA1_C_MSB                           0x1DD </span><span class="comment">/* TIA1 C MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define REG_TIA2_C_LSB                           0x1DE </span><span class="comment">/* TIA2 C LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define REG_TIA2_C_MSB                           0x1DF </span><span class="comment">/* TIA2 C MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define REG_RX1_BBF_R1A                          0x1E0 </span><span class="comment">/* Rx1 BBF R1A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define REG_RX2_BBF_R1A                          0x1E1 </span><span class="comment">/* Rx2 BBF R1A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define REG_RX1_TUNE_CTRL                        0x1E2 </span><span class="comment">/* Rx1 Tune Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define REG_RX2_TUNE_CTRL                        0x1E3 </span><span class="comment">/* Rx2 Tune Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define REG_RX1_BBF_R5                           0x1E4 </span><span class="comment">/* Rx1 BBF R5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define REG_RX2_BBF_R5                           0x1E5 </span><span class="comment">/* Rx2 BBF R5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define REG_RX_BBF_R2346                                 0x1E6 </span><span class="comment">/* Rx BBF R2346 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C1_MSB                        0x1E7 </span><span class="comment">/* Rx BBF C1 MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C1_LSB                        0x1E8 </span><span class="comment">/* Rx BBF C1 LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C2_MSB                        0x1E9 </span><span class="comment">/* Rx BBF C2 MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C2_LSB                        0x1EA </span><span class="comment">/* Rx BBF C2 LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C3_MSB                        0x1EB </span><span class="comment">/* Rx BBF C3 MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define REG_RX_BBF_C3_LSB                        0x1EC </span><span class="comment">/* Rx BBF C3 LSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define REG_RX_BBF_CC1_CTR                       0x1ED </span><span class="comment">/* Rx BBF CC1 Ctr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define REG_RX_BBF_POW_RZ_BYTE0                  0x1EE </span><span class="comment">/* Rx BBF Pow Rz Byte0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define REG_RX_BBF_CC2_CTR                       0x1EF </span><span class="comment">/* Rx BBF CC2 Ctr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define REG_RX_BBF_POW_RZ_BYTE1                  0x1F0 </span><span class="comment">/* Rx BBF Pow Rz Byte1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define REG_RX_BBF_CC3_CTR                       0x1F1 </span><span class="comment">/* Rx BBF CC3 Ctr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define REG_RX_BBF_R5_TUNE                       0x1F2 </span><span class="comment">/* Rx BBF R5 Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define REG_RX_BBF_TUNE                          0x1F3 </span><span class="comment">/* Rx BBF Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define REG_RX1_BBF_MAN_GAIN                     0x1F4 </span><span class="comment">/* Rx1 BBF Man Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define REG_RX2_BBF_MAN_GAIN                     0x1F5 </span><span class="comment">/* Rx2 BBF Man Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define REG_RX_BBF_TUNE_DIVIDE                   0x1F8 </span><span class="comment">/* RX BBF Tune Divide */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define REG_RX_BBF_TUNE_CONFIG                   0x1F9 </span><span class="comment">/* RX BBF Tune Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define REG_POLE_GAIN                            0x1FA </span><span class="comment">/* Pole gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define REG_RX_BBBW_MHZ                          0x1FB </span><span class="comment">/* Rx BBBW MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define REG_RX_BBBW_KHZ                          0x1FC </span><span class="comment">/* Rx BBBW kHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define REG_FB_DAC_CLK_DELAY1                    0x201 </span><span class="comment">/* FB DAC Clk Delay1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define REG_FB_DAC_CLK_DELAY2                    0x202 </span><span class="comment">/* FB DAC Clk Delay2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define REG_FLASH_SAMPLE_CLK_DELAY_3P            0x203 </span><span class="comment">/* Flash Sample Clk Delay 3p */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define REG_FLASH_SAMPLE_CLK_DELAY_3N            0x204 </span><span class="comment">/* Flash Sample Clk Delay 3n */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define REG_TEST_MUX_2I                          0x205 </span><span class="comment">/* Test MUX 2i */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define REG_TEST_MUX_2Q                          0x206 </span><span class="comment">/* Test MUX 2q */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_1_RESISTANCE              0x207 </span><span class="comment">/* Integrator 1 Resistance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_1_CAPACITANCE             0x208 </span><span class="comment">/* Integrator 1 Capacitance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_23_RESISTANCE             0x209 </span><span class="comment">/* Integrator 23 Resistance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_2_RESISTANCE              0x20A </span><span class="comment">/* Integrator 2 Resistance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_2_CAPACITANCE             0x20B </span><span class="comment">/* Integrator 2 Capacitance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_3_RESISTANCE              0x20C </span><span class="comment">/* Integrator 3 Resistance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_3_CAPACITANCE             0x20D </span><span class="comment">/* Integrator 3 Capacitance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_AMP_CC                    0x20E </span><span class="comment">/* Integrator Amp Cc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define REG_INT_1_FB_DAC_NMOS_CURRENT_SOURCE     0x20F </span><span class="comment">/* Int 1 FB DAC NMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define REG_INT_1_FB_DAC_NMOS_CASOADE_BIAS_CURRENT 0x210 </span><span class="comment">/* Int 1 FB DAC NMOS Casoade Bias Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define REG_INT_1_FB_DAC_PMOS_CURRENT_SOURCE     0x211 </span><span class="comment">/* Int 1 FB DAC PMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define REG_INT_2_FB_DAC_NMOS_CURRENT_SOURCE     0x212 </span><span class="comment">/* Int 2 FB DAC NMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define REG_INT_2_FB_DAC_NMOS_CASCODE_BIAS_CURRENT 0x213 </span><span class="comment">/* Int 2 FB DAC NMOS Cascode Bias Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define REG_INT_2_FB_DAC_PMOS_CURRENT_SOURCE     0x214 </span><span class="comment">/* Int 2 FB DAC PMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define REG_INT_3_FB_DAC_NMOS_CURRENT_SOURCE     0x215 </span><span class="comment">/* Int 3 FB DAC NMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define REG_INT_3_FB_DAC_NMOS_CASCODE_BIAS_CURRENT 0x216 </span><span class="comment">/* Int 3 FB DAC NMOS Cascode Bias Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define REG_INT_3_FB_DAC_PMOS_CURRENT_SOURCE     0x217 </span><span class="comment">/* Int 3 FB DAC PMOS Current Source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define REG_FB_DAC_BIAS_CURRENT                  0x218 </span><span class="comment">/* FB DAC Bias Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define REG_INT_1_1ST_STAGE_CURRENT              0x219 </span><span class="comment">/* Int 1 1st Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define REG_INT_1_1ST_STAGE_CASCODE_CURRENT      0x21A </span><span class="comment">/* Int 1 1st Stage Cascode Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define REG_INT_1_2ND_STAGE_CURRENT              0x21B </span><span class="comment">/* Int 1 2nd Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define REG_INTEGRATOR_2_1ST_STAGE_CURRENT       0x21C </span><span class="comment">/* Integrator 2 1st Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define REG_INT_2_1ST_STAGE_CASCODE_CURRENT      0x21D </span><span class="comment">/* Int 2 1st Stage Cascode Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define REG_INT_2_2ND_STAGE_CURRENT              0x21E </span><span class="comment">/* Int 2 2nd Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define REG_INT_3_1ST_STAGE_CURRENT              0x21F </span><span class="comment">/* Int 3 1st Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define REG_INT_3_1ST_STAGE_CASCODE_CURRENT      0x220 </span><span class="comment">/* Int 3 1st Stage Cascode Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define REG_INT_3_2ND_STAGE_CURRENT              0x221 </span><span class="comment">/* Int 3 2nd Stage Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define REG_FLASH_BIAS_CURRENT                   0x222 </span><span class="comment">/* Flash Bias Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define REG_FLASH_LADDER_BIAS                    0x223 </span><span class="comment">/* Flash Ladder Bias */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define REG_FLASH_LADDER_CASCODE_CURRENT                 0x224 </span><span class="comment">/* Flash Ladder Cascode Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define REG_FLASH_LADDER_BIAS2                   0x225 </span><span class="comment">/* Flash Ladder Bias2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define REG_RESET                                0x226 </span><span class="comment">/* Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define REG_RX_PFD_CONFIG                        0x230 </span><span class="comment">/* RX PFD Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define REG_RX_INTEGER_BYTE_0                    0x231 </span><span class="comment">/* RX Integer Byte 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define REG_RX_INTEGER_BYTE_1                    0x232 </span><span class="comment">/* RX Integer Byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define REG_RX_FRACT_BYTE_0                      0x233 </span><span class="comment">/* RX Fractional Byte 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define REG_RX_FRACT_BYTE_1                      0x234 </span><span class="comment">/* RX Fractional Byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define REG_RX_FRACT_BYTE_2                      0x235 </span><span class="comment">/* RX Fractional Byte 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define REG_RX_FORCE_ALC                                 0x236 </span><span class="comment">/* RX Force ALC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define REG_RX_FORCE_VCO_TUNE_0                  0x237 </span><span class="comment">/* RX Force VCO Tune 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define REG_RX_FORCE_VCO_TUNE_1                  0x238 </span><span class="comment">/* RX Force VCO Tune 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define REG_RX_ALC_VARACTOR                      0x239 </span><span class="comment">/* RX ALC/Varactor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define REG_RX_VCO_OUTPUT                        0x23A </span><span class="comment">/* RX VCO Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define REG_RX_CP_CURRENT                        0x23B </span><span class="comment">/* RX CP Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define REG_RX_CP_OFFSET                                 0x23C </span><span class="comment">/* RX CP Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define REG_RX_CP_CONFIG                                 0x23D </span><span class="comment">/* RX CP Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define REG_RX_LOOP_FILTER_1                     0x23E </span><span class="comment">/* RX Loop Filter 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define REG_RX_LOOP_FILTER_2                     0x23F </span><span class="comment">/* RX Loop Filter 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define REG_RX_LOOP_FILTER_3                     0x240 </span><span class="comment">/* RX Loop Filter 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define REG_RX_DITHERCP_CAL                      0x241 </span><span class="comment">/* RX Dither/CP Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define REG_RX_VCO_BIAS_1                        0x242 </span><span class="comment">/* RX VCO Bias 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define REG_RX_CAL_STATUS                        0x244 </span><span class="comment">/* RX Cal Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define REG_RX_VCO_CAL_REF                       0x245 </span><span class="comment">/* RX VCO Cal Ref */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define REG_RX_VCO_PD_OVERRIDES                  0x246 </span><span class="comment">/* RX VCO Pd Overrides */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define REG_RX_CP_OVERRANGE_VCO_LOCK             0x247 </span><span class="comment">/* RX CP Over Range/VCO Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define REG_RX_VCO_LDO                           0x248 </span><span class="comment">/* RX VCO LDO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define REG_RX_VCO_CAL                           0x249 </span><span class="comment">/* RX VCO Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define REG_RX_LOCK_DETECT_CONFIG                0x24A </span><span class="comment">/* RX Lock Detect Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define REG_RX_CP_LEVEL_DETECT                   0x24B </span><span class="comment">/* RX CP Level Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define REG_RX_DSM_SETUP_0                       0x24C </span><span class="comment">/* RX DSM Setup 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define REG_RX_DSM_SETUP_1                       0x24D </span><span class="comment">/* RX DSM Setup 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define REG_RX_CORRECTION_WORD0                  0x24E </span><span class="comment">/* RX Correction Word0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define REG_RX_CORRECTION_WORD1                  0x24F </span><span class="comment">/* RX Correction Word1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define REG_RX_VCO_VARACTOR_CTRL_0               0x250 </span><span class="comment">/* RX VCO Varactor Control 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define REG_RX_VCO_VARACTOR_CTRL_1               0x251 </span><span class="comment">/* RX VCO Varactor Control 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_SETUP                   0x25A </span><span class="comment">/* Rx Fast Lock Setup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_SETUP_INIT_DELAY        0x25B </span><span class="comment">/* Rx Fast Lock Setup Init Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_PROGRAM_ADDR            0x25C </span><span class="comment">/* Rx Fast Lock Program Addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_PROGRAM_DATA            0x25D </span><span class="comment">/* Rx Fast Lock Program Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_PROGRAM_READ            0x25E </span><span class="comment">/* Rx Fast Lock Program Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define REG_RX_FAST_LOCK_PROGRAM_CTRL            0x25F </span><span class="comment">/* Rx Fast Lock Program Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define REG_RX_LO_GEN_POWER_MODE                         0x261 </span><span class="comment">/* Rx LO Gen Power Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define REG_TX_PFD_CONFIG                        0x270 </span><span class="comment">/* TX PFD Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define REG_TX_INTEGER_BYTE_0                    0x271 </span><span class="comment">/* TX Integer Byte 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define REG_TX_INTEGER_BYTE_1                    0x272 </span><span class="comment">/* TX Integer Byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define REG_TX_FRACT_BYTE_0                      0x273 </span><span class="comment">/* TX Fractional Byte 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define REG_TX_FRACT_BYTE_1                      0x274 </span><span class="comment">/* TX Fractional Byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define REG_TX_FRACT_BYTE_2                      0x275 </span><span class="comment">/* TX Fractional Byte 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define REG_TX_FORCE_ALC                                 0x276 </span><span class="comment">/* TX Force ALC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define REG_TX_FORCE_VCO_TUNE_0                  0x277 </span><span class="comment">/* TX Force VCO Tune 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define REG_TX_FORCE_VCO_TUNE_1                  0x278 </span><span class="comment">/* TX Force VCO Tune 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define REG_TX_ALCVARACT_OR                      0x279 </span><span class="comment">/* TX ALC/Varact or */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define REG_TX_VCO_OUTPUT                        0x27A </span><span class="comment">/* TX VCO Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define REG_TX_CP_CURRENT                        0x27B </span><span class="comment">/* TX CP Current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define REG_TX_CP_OFFSET                                 0x27C </span><span class="comment">/* TX CP Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define REG_TX_CP_CONFIG                                 0x27D </span><span class="comment">/* TX CP Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define REG_TX_LOOP_FILTER_1                     0x27E </span><span class="comment">/* TX Loop Filter 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define REG_TX_LOOP_FILTER_2                     0x27F </span><span class="comment">/* TX Loop Filter 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define REG_TX_LOOP_FILTER_3                     0x280 </span><span class="comment">/* TX Loop Filter 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define REG_TX_DITHERCP_CAL                      0x281 </span><span class="comment">/* TX Dither/CP Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define REG_TX_VCO_BIAS_1                        0x282 </span><span class="comment">/* TX VCO Bias 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define REG_TX_VCO_BIAS_2                        0x283 </span><span class="comment">/* TX VCO Bias 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define REG_TX_CAL_STATUS                        0x284 </span><span class="comment">/* TX Cal Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define REG_TX_VCO_CAL_REF                       0x285 </span><span class="comment">/* TX VCO Cal Ref */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define REG_TX_VCO_PD_OVERRIDES                  0x286 </span><span class="comment">/* TX VCO Pd Overrides */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define REG_TX_CP_OVERRANGE_VCO_LOCK             0x287 </span><span class="comment">/* TX CP Over Range/VCO Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define REG_TX_VCO_LDO                           0x288 </span><span class="comment">/* TX VCO LDO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define REG_TX_VCO_CAL                           0x289 </span><span class="comment">/* TX VCO Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define REG_TX_LOCK_DETECT_CONFIG                0x28A </span><span class="comment">/* TX Lock Detect Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define REG_TX_CP_LEVEL_DETECT                   0x28B </span><span class="comment">/* TX CP Level Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define REG_TX_DSM_SETUP_0                       0x28C </span><span class="comment">/* TX DSM Setup 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define REG_TX_DSM_SETUP_1                       0x28D </span><span class="comment">/* TX DSM Setup 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define REG_TX_CORRECTION_WORD0                  0x28E </span><span class="comment">/* TX Correction Word0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define REG_TX_CORRECTION_WORD1                  0x28F </span><span class="comment">/* TX Correction Word1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define REG_TX_VCO_VARACTOR_CTRL_0               0x290 </span><span class="comment">/* TX VCO Varactor Control 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define REG_TX_VCO_VARACTOR_CTRL_1               0x291 </span><span class="comment">/* TX VCO Varactor Control 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define REG_DCXO_COARSE_TUNE                     0x292 </span><span class="comment">/* DCXO Coarse Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define REG_DCXO_FINE_TUNE_HIGH                  0x293 </span><span class="comment">/* DCXO Fine Tune2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define REG_DCXO_FINE_TUNE_LOW                   0x294 </span><span class="comment">/* DCXO Fine Tune1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define REG_DCXO_CONFIG                          0x295 </span><span class="comment">/* DCXO Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define REG_DCXO_TEMPCO_WRITE                    0x296 </span><span class="comment">/* DCXO Tempco Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define REG_DCXO_TEMPCO_READ                     0x297 </span><span class="comment">/* DCXO Tempco Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define REG_DCXO_TEMPCO_ADDR                     0x298 </span><span class="comment">/* DCXO Tempco Addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define REG_DELTA_T_READ                                 0x299 </span><span class="comment">/* Delta T Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_SETUP                   0x29A </span><span class="comment">/* Tx Fast Lock Setup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_SETUP_INIT_DELAY        0x29B </span><span class="comment">/* Tx Fast Lock Setup Init Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_PROGRAM_ADDR            0x29C </span><span class="comment">/* Tx Fast Lock Program Addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_PROGRAM_DATA            0x29D </span><span class="comment">/* Tx Fast Lock Program Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_PROGRAM_READ            0x29E </span><span class="comment">/* Tx Fast Lock Program Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define REG_TX_FAST_LOCK_PROGRAM_CTRL            0x29F </span><span class="comment">/* Tx Fast Lock Program Ctrl */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define REG_TX_LO_GEN_POWER_MODE                         0x2A1 </span><span class="comment">/* Tx LO Gen Power Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define REG_BANDGAP_CONFIG0                      0x2A6 </span><span class="comment">/* Bandgap Config0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define REG_BANDGAP_CONFIG1                      0x2A8 </span><span class="comment">/* Bandgap Config1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define REG_REF_DIVIDE_CONFIG_1                  0x2AB </span><span class="comment">/* Ref Divide Config 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define REG_REF_DIVIDE_CONFIG_2                  0x2AC </span><span class="comment">/* Ref Divide Config 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define REG_GAIN_RX1                             0x2B0 </span><span class="comment">/* Gain Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define REG_LPF_GAIN_RX1                                 0x2B1 </span><span class="comment">/* LPF Gain Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define REG_DIG_GAIN_RX1                                 0x2B2 </span><span class="comment">/* Dig gain Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define REG_FAST_ATTACK_STATE                    0x2B3 </span><span class="comment">/* Fast Attack State */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define REG_SLOW_LOOP_STATE                      0x2B4 </span><span class="comment">/* Slow Loop State */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define REG_GAIN_RX2                             0x2B5 </span><span class="comment">/* Gain Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define REG_LPF_GAIN_RX2                                 0x2B6 </span><span class="comment">/* LPF Gain Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define REG_DIG_GAIN_RX2                                 0x2B7 </span><span class="comment">/* Dig Gain Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define REG_OVRG_SIGS_RX1                        0x2B8 </span><span class="comment">/* Ovrg Sigs Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define REG_OVRG_SIGS_RX2                        0x2B9 </span><span class="comment">/* Ovrg Sigs Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define REG_CTRL                                         0x3DF </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define REG_BIST_CONFIG                          0x3F4 </span><span class="comment">/* BIST Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define REG_OBSERVE_CONFIG                       0x3F5 </span><span class="comment">/* Observe Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define REG_BIST_AND_DATA_PORT_TEST_CONFIG       0x3F6 </span><span class="comment">/* BIST and Data Port Test Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define REG_DAC_TEST_0                           0x3FC </span><span class="comment">/* DAC Test 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define REG_DAC_TEST_1                           0x3FD </span><span class="comment">/* DAC Test 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define REG_DAC_TEST_2                           0x3FE </span><span class="comment">/* DAC Test 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">*       REG_SPI_CONF</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SOFT_RESET                           (1 &lt;&lt; 7) </span><span class="comment">/* Soft Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define WIRE3_SPI                            (1 &lt;&lt; 6) </span><span class="comment">/* 3-Wire SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define LSB_FIRST                            (1 &lt;&lt; 5) </span><span class="comment">/* LSB First */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define _LSB_FIRST                           (1 &lt;&lt; 2) </span><span class="comment">/* LSB First */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define _WIRE3_SPI                           (1 &lt;&lt; 1) </span><span class="comment">/* 3-Wire SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define _SOFT_RESET                          (1 &lt;&lt; 0) </span><span class="comment">/* Soft reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">*       REG_MULTICHIP_SYNC_AND_TX_MON_CTRL</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define TX2_MONITOR_ENABLE                   (1 &lt;&lt; 6) </span><span class="comment">/* Tx2 Monitor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define TX1_MONITOR_ENABLE                   (1 &lt;&lt; 5) </span><span class="comment">/* Tx1 Monitor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define MCS_RF_ENABLE                        (1 &lt;&lt; 3) </span><span class="comment">/* MCS RF Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define MCS_BBPLL_ENABLE                     (1 &lt;&lt; 2) </span><span class="comment">/* MCS BBPLL enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define MCS_DIGITAL_CLK_ENABLE               (1 &lt;&lt; 1) </span><span class="comment">/* MCS Digital CLK Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define MCS_BB_ENABLE                        (1 &lt;&lt; 0) </span><span class="comment">/* MCS BB Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">*       REG_TX_ENABLE_FILTER_CTRL</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define THB2_EN                              (1 &lt;&lt; 3) </span><span class="comment">/* THB2 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define THB1_EN                              (1 &lt;&lt; 2) </span><span class="comment">/* THB1 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define TX_CHANNEL_ENABLE(x)                 (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Tx channel Enable&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define THB3_ENABLE_INTERP(x)                (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* THB3 Enable &amp; Interp&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define TX_FIR_ENABLE_INTERPOLATION(x)       (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx FIR Enable &amp; Interpolation&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define TX_1                                 1</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define TX_2                                 2</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define TX_ENABLE                            1</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define TX_DISABLE                           0</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">*       REG_RX_ENABLE_FILTER_CTRL</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define RHB2_EN                              (1 &lt;&lt; 3) </span><span class="comment">/* RHB2 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define RHB1_EN                              (1 &lt;&lt; 2) </span><span class="comment">/* RHB1 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define RX_CHANNEL_ENABLE(x)                 (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx channel Enable&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define DEC3_ENABLE_DECIMATION(x)            (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* DEC3 Enable &amp; Decimation&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define RX_FIR_ENABLE_DECIMATION(x)          (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx FIR Enable &amp; Decimation&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define RX_1                                 1</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define RX_2                                 2</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define RX_ENABLE                            1</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RX_DISABLE                           0</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">*       REG_INPUT_SELECT</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define TX_OUTPUT                            (1 &lt;&lt; 6) </span><span class="comment">/* TX Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define RX_INPUT(x)                          (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* RX Input &lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">*       REG_RFPLL_DIVIDERS</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define TX_VCO_DIVIDER(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* TX VCO  Divider&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define RX_VCO_DIVIDER(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* RX VCO  Divider&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">*       REG_RX_CLOCK_DATA_DELAY</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define DATA_CLK_DELAY(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* DATA_CLK Delay&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define RX_DATA_DELAY(x)                     (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx Data Delay &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">*       REG_TX_CLOCK_DATA_DELAY</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define FB_CLK_DELAY(x)                      (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* FB_CLK Delay&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define TX_DATA_DELAY(x)                     (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Tx Data Delay &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">*       REG_CLOCK_ENABLE</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define XO_BYPASS                            (1 &lt;&lt; 4) </span><span class="comment">/* XO Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define DIGITAL_POWER_UP                             (1 &lt;&lt; 2) </span><span class="comment">/* Digital Power Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CLOCK_ENABLE_DFLT                    (1 &lt;&lt; 1) </span><span class="comment">/* Set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BBPLL_ENABLE                         (1 &lt;&lt; 0) </span><span class="comment">/* BBPLL Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">*       REG_BBPLL</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define CLKOUT_ENABLE                        (1 &lt;&lt; 4) </span><span class="comment">/* CLKOUT Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define DAC_CLK_DIV2                         (1 &lt;&lt; 3) </span><span class="comment">/* DAC Clk div2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define CLKOUT_SELECT(x)                     (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* CLKOUT  Select&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BBPLL_DIVIDER(x)                     (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* BBPLL Divider &lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">*       REG_START_TEMP_READING</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define START_TEMP_READING                   (1 &lt;&lt; 0) </span><span class="comment">/* Start Temp Reading */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">*       REG_TEMP_SENSE2</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define TEMP_SENSE_PERIODIC_ENABLE           (1 &lt;&lt; 0) </span><span class="comment">/* Temp Sense Periodic Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define MEASUREMENT_TIME_INTERVAL(x)         (((x) &amp; 0x7F) &lt;&lt; 1) </span><span class="comment">/* Measurement Time Interval&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">*       REG_TEMP_SENSOR_CONFIG</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define TEMP_SENSOR_DECIMATION(x)            (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Temp Sensor Decimation&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">*       REG_PARALLEL_PORT_CONF_1</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define PP_TX_SWAP_IQ                        (1 &lt;&lt; 7) </span><span class="comment">/* PP Tx Swap IQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define PP_RX_SWAP_IQ                        (1 &lt;&lt; 6) </span><span class="comment">/* PP Rx Swap IQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define TX_CHANNEL_SWAP                      (1 &lt;&lt; 5) </span><span class="comment">/* Tx Channel swap */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define RX_CHANNEL_SWAP                      (1 &lt;&lt; 4) </span><span class="comment">/* Rx Channel swap */</span><span class="preprocessor"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define RX_FRAME_PULSE_MODE                  (1 &lt;&lt; 3) </span><span class="comment">/* Rx Frame Pulse Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define R2T2_TIMING                          (1 &lt;&lt; 2) </span><span class="comment">/* 2R2T Timing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define INVERT_DATA_BUS                      (1 &lt;&lt; 1) </span><span class="comment">/* Invert data bus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define INVERT_DATA_CLK                      (1 &lt;&lt; 0) </span><span class="comment">/* Invert DATA CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">*       REG_PARALLEL_PORT_CONF_2</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define FDD_ALT_WORD_ORDER                   (1 &lt;&lt; 7) </span><span class="comment">/* FDD Alt Word Order */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define INVERT_RX1                           (1 &lt;&lt; 6) </span><span class="comment">/* Invert Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define INVERT_RX2                           (1 &lt;&lt; 5) </span><span class="comment">/* Invert Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define INVERT_TX1                           (1 &lt;&lt; 4) </span><span class="comment">/* Invert Tx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define INVERT_TX2                           (1 &lt;&lt; 3) </span><span class="comment">/* Invert Tx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define INVERT_RX_FRAME                      (1 &lt;&lt; 2) </span><span class="comment">/* Invert Rx Frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define DELAY_RX_DATA(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Delay Rx Data&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">*       REG_PARALLEL_PORT_CONF_3</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define FDD_RX_RATE_2TX_RATE                 (1 &lt;&lt; 7) </span><span class="comment">/* FDD Rx Rate = 2*Tx Rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define SWAP_PORTS                           (1 &lt;&lt; 6) </span><span class="comment">/* Swap Ports */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define SINGLE_DATA_RATE                     (1 &lt;&lt; 5) </span><span class="comment">/* Single Data Rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define LVDS_MODE                            (1 &lt;&lt; 4) </span><span class="comment">/* LVDS Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define HALF_DUPLEX_MODE                     (1 &lt;&lt; 3) </span><span class="comment">/* Half Duplex Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define SINGLE_PORT_MODE                     (1 &lt;&lt; 2) </span><span class="comment">/* Single Port Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define FULL_PORT                            (1 &lt;&lt; 1) </span><span class="comment">/* Full Port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define FULL_DUPLEX_SWAP_BITS                (1 &lt;&lt; 0) </span><span class="comment">/* Full Duplex Swap Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">*       REG_ENSM_MODE</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define FDD_MODE                             (1 &lt;&lt; 0) </span><span class="comment">/* FDD Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">*       REG_ENSM_CONFIG_1</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define ENABLE_RX_DATA_PORT_FOR_CAL          (1 &lt;&lt; 7) </span><span class="comment">/* Enable Rx Data Port for Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define FORCE_RX_ON                          (1 &lt;&lt; 6) </span><span class="comment">/* Force Rx On */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define FORCE_TX_ON                          (1 &lt;&lt; 5) </span><span class="comment">/* Force Tx On */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define ENABLE_ENSM_PIN_CTRL                 (1 &lt;&lt; 4) </span><span class="comment">/* Enable ENSM Pin Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LEVEL_MODE                           (1 &lt;&lt; 3) </span><span class="comment">/* Level Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define FORCE_ALERT_STATE                    (1 &lt;&lt; 2) </span><span class="comment">/* Force Alert State */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define AUTO_GAIN_LOCK                       (1 &lt;&lt; 1) </span><span class="comment">/* Auto Gain Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define TO_ALERT                                     (1 &lt;&lt; 0) </span><span class="comment">/* To Alert */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">*       REG_ENSM_CONFIG_2</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define FDD_EXTERNAL_CTRL_ENABLE                     (1 &lt;&lt; 7) </span><span class="comment">/* FDD External Control Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define POWER_DOWN_RX_SYNTH                  (1 &lt;&lt; 6) </span><span class="comment">/* Power Down Rx Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define POWER_DOWN_TX_SYNTH                  (1 &lt;&lt; 5) </span><span class="comment">/* Power Down Tx Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define TXNRX_SPI_CTRL                       (1 &lt;&lt; 4) </span><span class="comment">/* TXNRX SPI Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define SYNTH_ENABLE_PIN_CTRL_MODE           (1 &lt;&lt; 3) </span><span class="comment">/* Synth Enable Pin Control Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define DUAL_SYNTH_MODE                      (1 &lt;&lt; 2) </span><span class="comment">/* Dual Synth Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define RX_SYNTH_READY_MASK                  (1 &lt;&lt; 1) </span><span class="comment">/* Rx Synth Ready Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define TX_SYNTH_READY_MASK                  (1 &lt;&lt; 0) </span><span class="comment">/* Tx Synth Ready Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">*       REG_CALIBRATION_CTRL</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define RX_BB_TUNE_CAL                       (1 &lt;&lt; 7) </span><span class="comment">/* Rx BB Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define TX_BB_TUNE_CAL                       (1 &lt;&lt; 6) </span><span class="comment">/* Tx BB Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define RX_QUAD_CAL                          (1 &lt;&lt; 5) </span><span class="comment">/* Rx Quad Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define TX_QUAD_CAL                          (1 &lt;&lt; 4) </span><span class="comment">/* Tx Quad Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define RX_GAIN_STEP_CAL                             (1 &lt;&lt; 3) </span><span class="comment">/* Rx Gain Step Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define TXMON_CAL                            (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define RFDC_CAL                                     (1 &lt;&lt; 1) </span><span class="comment">/* DC Cal RF Start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BBDC_CAL                                     (1 &lt;&lt; 0) </span><span class="comment">/* DC cal BB Start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">*       REG_STATE</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define CALIBRATION_SEQUENCE_STATE(x)        (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Calibration Sequence State&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define ENSM_STATE(x)                        (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* ENSM State&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define ENSM_STATE_SLEEP_WAIT           0x0</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define ENSM_STATE_ALERT                        0x5</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define ENSM_STATE_TX                   0x6</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define ENSM_STATE_TX_FLUSH             0x7</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define ENSM_STATE_RX                   0x8</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define ENSM_STATE_RX_FLUSH             0x9</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define ENSM_STATE_FDD                  0xA</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define ENSM_STATE_FDD_FLUSH            0xB</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define ENSM_STATE_INVALID              0xFF</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define ENSM_STATE_SLEEP                        0x80</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">*       REG_AUXDAC_2_WORD</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define AUXDAC_2_WORD_MSB(x)                 (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* AuxDAC 2 Word&lt;9:2&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define AUXDAC_1_WORD(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* AuxDAC 1 Word &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">*       REG_AUXDAC_1_CONFIG</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define COMP_CTRL_1                          (1 &lt;&lt; 5) </span><span class="comment">/* Comp Ctrl 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define AUXDAC1_STP_FACTOR                   (1 &lt;&lt; 4) </span><span class="comment">/* AuxDAC1 Step Factor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define AUXDAC_1_VREF(x)                     (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* AuxDAC 1 Vref&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define AUXDAC_1_WORD_LSB(x)                 (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* AuxDAC 2 Word &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">*       REG_AUXDAC_2_CONFIG</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define COMP_CTRL_2                          (1 &lt;&lt; 5) </span><span class="comment">/* Comp Ctrl 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define AUXDAC2_STP_FACTOR                   (1 &lt;&lt; 4) </span><span class="comment">/* AuxDAC2 Step Factor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define AUXDAC_2_VREF(x)                     (((x) &amp; 0xF) &lt;&lt; 2) </span><span class="comment">/* AuxDAC 2 Vref&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define AUXDAC_2_WORD_LSB(x)                 (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* AuxDAC 2 Word &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">*       REG_AUXADC_CLOCK_DIVIDER</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define AUXADC_CLOCK_DIVIDER(x)              (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* AuxADC Clock Divider&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">*       REG_AUXADC_CONFIG</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define AUXADC_POWER_DOWN                    (1 &lt;&lt; 0) </span><span class="comment">/* AuxADC Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define AUX_ADC_DECIMATION(x)                (((x) &amp; 0x7) &lt;&lt; 1) </span><span class="comment">/* Aux ADC Decimation&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">*       REG_AUXADC_LSB</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define AUXADC_WORD_LSB(x)                   (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* AuxADC Word LSB&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">*       REG_AUTO_GPO</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define GPO_ENABLE_AUTO_RX(x)                (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* GPO Enable Auto Rx&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define GPO_ENABLE_AUTO_TX(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* GPO Enable Auto Tx&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">*       REG_AGC_ATTACK_DELAY</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define INVERT_BYPASSED_LNA_POLARITY         (1 &lt;&lt; 6) </span><span class="comment">/* Invert Bypassed LNA Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define AGC_ATTACK_DELAY(x)                  (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* AGC Attack Delay&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">*       REG_AUXDAC_ENABLE_CTRL</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define AUXDAC_MANUAL_BAR(x)                 (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* AuxDac Manual Bar&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define AUXDAC_AUTO_TX_BAR(x)                (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* AuxDAC Auto Tx Bar&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define AUXDAC_AUTO_RX_BAR(x)                (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* AuxDAC Auto Rx Bar&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define AUXDAC_INIT_BAR(x)                   (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* AuxDAC Init Bar&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">*       REG_EXTERNAL_LNA_CTRL</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define AUXDAC_MANUAL_SELECT                 (1 &lt;&lt; 7) </span><span class="comment">/* AuxDAC Manual Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define EXTERNAL_LNA2_CTRL                   (1 &lt;&lt; 6) </span><span class="comment">/* External LNA2 control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define EXTERNAL_LNA1_CTRL                   (1 &lt;&lt; 5) </span><span class="comment">/* External LNA1 control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define GPO_MANUAL_SELECT                    (1 &lt;&lt; 4) </span><span class="comment">/* GPO manual select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define OPEN(x)                              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Open&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">*       REG_GPO_FORCE_AND_INIT</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define GPO_MANUAL_CTRL(x)                   (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* GPO Manual Control&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define GPO_INIT_STATE(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* GPO Init State&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">*       REG_CTRL_OUTPUT_ENABLE</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define EN_CTRL7                             (1 &lt;&lt; 7) </span><span class="comment">/* En ctrl7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define EN_CTRL6                             (1 &lt;&lt; 6) </span><span class="comment">/* En ctrl6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define EN_CTRL5                             (1 &lt;&lt; 5) </span><span class="comment">/* En ctrl5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define EN_CTRL4                             (1 &lt;&lt; 4) </span><span class="comment">/* En ctrl4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define EN_CTRL3                             (1 &lt;&lt; 3) </span><span class="comment">/* En ctrl3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define EN_CTRL2                             (1 &lt;&lt; 2) </span><span class="comment">/* En ctrl2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define EN_CTRL1                             (1 &lt;&lt; 1) </span><span class="comment">/* En ctrl1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define EN_CTRL0                             (1 &lt;&lt; 0) </span><span class="comment">/* En ctrl0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">*       REG_PRODUCT_ID</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define PRODUCT_ID_MASK                      0xF8</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define PRODUCT_ID_9361              0x08</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define REV_MASK                             0x07</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">*       REG_REFERENCE_CLOCK_CYCLES</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define REFERENCE_CLOCK_CYCLES_PER_US(x)     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Reference Clock Cycles per us&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">*       REG_DIGITAL_IO_CTRL</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define CLK_OUT_DRIVE                        (1 &lt;&lt; 7) </span><span class="comment">/* CLK Out Drive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define DATACLK_DRIVE                        (1 &lt;&lt; 6) </span><span class="comment">/* DATACLK drive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define DATA_PORT_DRIVE                      (1 &lt;&lt; 2) </span><span class="comment">/* Data Port Drive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define DATACLK_SLEW(x)              (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* DATACLK slew &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define DATA_PORT_SLEW(x)                    (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Data Port Slew&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">*       REG_LVDS_BIAS_CTRL</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define RX_ON_CHIP_TERM                      (1 &lt;&lt; 5) </span><span class="comment">/* Rx On Chip Term */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LVDS_BYPASS_BIAS_R                           (1 &lt;&lt; 4) </span><span class="comment">/* Bypass Bias R */</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LVDS_TX_LO_VCM                       (1 &lt;&lt; 3) </span><span class="comment">/* LVDS Tx LO VCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define CLK_OUT_SLEW(x)                      (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* CLK Out Slew&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LVDS_BIAS(x)                         (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* LVDS Bias &lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">*       REG_SDM_CTRL_1</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define INIT_BB_FO_CAL                       (1 &lt;&lt; 2) </span><span class="comment">/* Init BB FO CAL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BBPLL_RESET_BAR                      (1 &lt;&lt; 0) </span><span class="comment">/* BBPLL Reset Bar */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">*       REG_CLOCK_CTRL</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define REF_FREQ_SCALER(x)                   (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Ref Frequency Scaler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">*       REG_CP_CURRENT</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define CHARGE_PUMP_CURRENT(x)               (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Charge Pump Current&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">*       REG_CP_BLEED_CURRENT</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define MCS_REFCLK_SCALE_EN                  (1 &lt;&lt; 7) </span><span class="comment">/* MCS refclk Scale En */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">*       REG_LOOP_FILTER_1</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define C1_WORD(x)                           (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* C1 Word&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define R1_WORD(x)                           (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R1 Word&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">*       REG_LOOP_FILTER_2</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define R2_WORD                              (1 &lt;&lt; 7) </span><span class="comment">/* R2 Word&lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define C2_WORD(x)                           (((x) &amp; 0x1F) &lt;&lt; 2) </span><span class="comment">/* C2 Word&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define C1_WORD_LSB(x)                       (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* C1 Word&lt;4:3&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">*       REG_LOOP_FILTER_3</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BYPASS_C3                            (1 &lt;&lt; 7) </span><span class="comment">/* Bypass C3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BYPASS_R2                            (1 &lt;&lt; 6) </span><span class="comment">/* Bypass R2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define C3_WORD(x)                           (((x) &amp; 0xF) &lt;&lt; 2) </span><span class="comment">/* C3 Word&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define R2_WORD_LSB(x)                       (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* R2 Word&lt;2:1&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">*       REG_VCO_CTRL</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define FREQ_CAL_ENABLE                      (1 &lt;&lt; 7) </span><span class="comment">/* Freq Cal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define FREQ_CAL_RESET                       (1 &lt;&lt; 4) </span><span class="comment">/* Freq Cal Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define FREQ_CAL_COUNT_LENGTH(x)             (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Freq Cal Count Length&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">*       REG_SDM_CTRL</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define CAL_CLOCK_DIV_4                      (1 &lt;&lt; 4) </span><span class="comment">/* Cal Clock div 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">*       REG_RX_SYNTH_POWER_DOWN_OVERRIDE</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define RX_LO_POWER_DOWN                     (1 &lt;&lt; 4) </span><span class="comment">/* Rx LO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define RX_SYNTH_VCO_ALC_POWER_DOWN          (1 &lt;&lt; 3) </span><span class="comment">/* Rx Synth VCO ALC Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define RX_SYNTH_PTAT_POWER_DOWN             (1 &lt;&lt; 2) </span><span class="comment">/* Rx Synth PTAT Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define RX_SYNTH_VCO_POWER_DOWN              (1 &lt;&lt; 1) </span><span class="comment">/* Rx Synth VCO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define RX_SYNTH_VCO_LDO_POWER_DOWN          (1 &lt;&lt; 0) </span><span class="comment">/* Rx Synth VCO LDO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">*       REG_TX_SYNTH_POWER_DOWN_OVERRIDE</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define TX_LO_POWER_DOWN                     (1 &lt;&lt; 4) </span><span class="comment">/* Tx LO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define TX_SYNTH_VCO_ALC_POWER_DOWN          (1 &lt;&lt; 3) </span><span class="comment">/* Tx Synth VCO ALC Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define TX_SYNTH_PTAT_POWER_DOWN             (1 &lt;&lt; 2) </span><span class="comment">/* Tx Synth PTAT Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define TX_SYNTH_VCO_POWER_DOWN              (1 &lt;&lt; 1) </span><span class="comment">/* Tx Synth VCO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define TX_SYNTH_VCO_LDO_POWER_DOWN          (1 &lt;&lt; 0) </span><span class="comment">/* Tx Synth VCO LDO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">*       REG_RX_ANALOG_POWER_DOWN_OVERRIDE_1</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define RX_OFFSET_DAC_CGIN_POWER_DOWN(x)     (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx Offset DAC CGin Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define RX_LMT_OVERLOAD_POWER_DOWN(x)        (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rx LMT Overload Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define RX_MIXER_GM_POWER_DOWN(x)            (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Rx Mixer Gm Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define RX_CGB_POWER_DOWN(x)                 (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx CGB Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">*       REG_RX_ANALOG_POWER_DOWN_OVERRIDE_2</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define RX_BBF_POWER_DOWN(x)                 (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx BBF Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define RX_TIA_POWER_DOWN(x)                 (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rx TIA Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define RX_MIXER_POWER_DOWN(x)               (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Rx Mixer Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define RX_OFFSET_DAC_CGOUT_POWER_DOWN(x)    (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx Offset DAC CGOut Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">*       REG_TX_ANALOG_POWER_DOWN_OVERRIDE_1</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define TX_SECONDARY_FILTER_POWER_DOWN(x)    (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Tx Secondary Filter Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define TX_BBF_POWER_DOWN(x)                 (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Tx BBF Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define TX_DAC_POWER_DOWN(x)                 (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Tx DAC Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define TX_DAC_BIAS_POWER_DOWN(x)            (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx DAC Bias Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">*       REG_ANALOG_POWER_DOWN_OVERRIDE</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define RX_EXT_VCO_BUFFER_POWER_DOWN         (1 &lt;&lt; 5) </span><span class="comment">/* Rx Ext VCO Buffer Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define TX_EXT_VCO_BUFFER_POWER_DOWN         (1 &lt;&lt; 4) </span><span class="comment">/* Tx Ext VCO Buffer Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define TX_MONITOR_POWER_DOWN(x)             (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Tx Monitor Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define TX_UPCONVERTER_POWER_DOWN(x)         (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx Upconverter Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">*       REG_MISC_POWER_DOWN_OVERRIDE</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define RX_LNA_POWER_DOWN                    (1 &lt;&lt; 6) </span><span class="comment">/* Rx LNA Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define DCXO_POWER_DOWN                      (1 &lt;&lt; 1) </span><span class="comment">/* DCXO Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define MASTER_BIAS_POWER_DOWN               (1 &lt;&lt; 0) </span><span class="comment">/* Master Bias Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define RX_CALIBRATION_POWER_DOWN(x)         (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Rx Calibration Power Down&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">*       REG_CH_1_OVERFLOW</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define BBPLL_LOCK                           (1 &lt;&lt; 7) </span><span class="comment">/* BBPLL Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define CH_1_INT3                            (1 &lt;&lt; 6) </span><span class="comment">/* CH 1 INT3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define CH1_HB3                              (1 &lt;&lt; 5) </span><span class="comment">/* CH1 HB3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define CH1_HB2                              (1 &lt;&lt; 4) </span><span class="comment">/* CH1 HB2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define CH1_QEC                              (1 &lt;&lt; 3) </span><span class="comment">/* CH1 QEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define CH1_HB1                              (1 &lt;&lt; 2) </span><span class="comment">/* CH1 HB1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define CH1_TFIR                             (1 &lt;&lt; 1) </span><span class="comment">/* CH1 TFIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define CH1_RFIR                             (1 &lt;&lt; 0) </span><span class="comment">/* CH1 RFIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">*       REG_CH_2_OVERFLOW</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define CH2_INT3                             (1 &lt;&lt; 6) </span><span class="comment">/* CH2 INT3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define CH2_HB3                              (1 &lt;&lt; 5) </span><span class="comment">/* CH2 HB3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define CH2_HB2                              (1 &lt;&lt; 4) </span><span class="comment">/* CH2 HB2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define CH2_QEC                              (1 &lt;&lt; 3) </span><span class="comment">/* CH2 QEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define CH2_HB1                              (1 &lt;&lt; 2) </span><span class="comment">/* CH2 HB1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define CH2_TFIR                             (1 &lt;&lt; 1) </span><span class="comment">/* CH2 TFIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define CH2_RFIR                             (1 &lt;&lt; 0) </span><span class="comment">/* CH2 RFIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">*       REG_TX_FILTER_CONF</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define TX_FIR_GAIN_6DB                 (1 &lt;&lt; 0) </span><span class="comment">/* Filter Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define FIR_START_CLK                   (1 &lt;&lt; 1) </span><span class="comment">/* Start Tx/Rx Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define FIR_WRITE                       (1 &lt;&lt; 2) </span><span class="comment">/* Write Tx/Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define FIR_SELECT(x)                   (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Select Tx/Rx CH&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define FIR_NUM_TAPS(x)                 (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Number of Taps&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">*       REG_TX_MON_LOW_GAIN</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define TX_MON_TRACK                         (1 &lt;&lt; 5) </span><span class="comment">/* Tx Mon Track */</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define TX_MON_LOW_GAIN(x)                   (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Tx Mon Low Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">*       REG_TX_MON_HIGH_GAIN</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define TX_MON_HIGH_GAIN(x)                  (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Tx Mon High Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">*       REG_TX_LEVEL_THRESH</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define TX_LEVEL_THRESH(x)                   (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Tx Level Threshold&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define TX_MON_DELAY_COUNTER(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx Mon Delay Counter&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">*       REG_TX_RSSI_LSB</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define TX_RSSI_2                            (1 &lt;&lt; 1) </span><span class="comment">/* Tx RSSI 2&lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define TX_RSSI_1                            (1 &lt;&lt; 0) </span><span class="comment">/* TX RSSI 1&lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">*       REG_TPM_MODE_ENABLE</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define TX2_MON_ENABLE                   (1 &lt;&lt; 7) </span><span class="comment">/* Tx2 Monitor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define TX1_MON_ENABLE                   (1 &lt;&lt; 5) </span><span class="comment">/* Tx1 Monitor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define ONE_SHOT_MODE                        (1 &lt;&lt; 6) </span><span class="comment">/* One Shot Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define TX_MON_DURATION(x)                   (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Tx Mon Duration&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">*       REG_TX_MON_1_CONFIG</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define TX_MON_1_LO_CM(x)                    (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Tx Mon 1 LO CM&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define TX_MON_1_GAIN(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx Mon 1 Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">*       REG_TX_MON_2_CONFIG</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define TX_MON_2_LO_CM(x)                    (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Tx Mon 2 LO CM&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define TX_MON_2_GAIN(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx Mon 2 Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">*       REG_TX1_ATTEN_1</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define TX_1_ATTEN                           (1 &lt;&lt; 0) </span><span class="comment">/* Tx 1 Atten &lt;8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">*       REG_TX2_ATTEN_1</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define TX_2_ATTEN                           (1 &lt;&lt; 0) </span><span class="comment">/* Tx 2 Atten &lt;8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">*       REG_TX_ATTEN_OFFSET</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define MASK_CLR_ATTEN_UPDATE                (1 &lt;&lt; 6) </span><span class="comment">/* Mask Clr Atten Update */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define TX_ATTEN_OFFSET(x)                   (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Tx Atten Offset&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">*       REG_TX1_DIG_ATTEN</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define SEL_TX1_TX2                          (1 &lt;&lt; 6) </span><span class="comment">/* Sel Tx1 &amp; Ttx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">*       REG_TX2_DIG_ATTEN</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define IMMEDIATELY_UPDATE_TPC_ATTEN         (1 &lt;&lt; 6) </span><span class="comment">/* Immediately Update TPC Atten */</span><span class="preprocessor"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">*       REG_TX1_SYMBOL_ATTEN</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define TX_1_SYMBOL_ATTEN(x)                 (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Tx 1 Symbol Attenuation&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">*       REG_TX2_SYMBOL_ATTEN</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define TX_2_SYMBOL_ATTEN(x)                 (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Tx 2 Symbol Attenuation&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">*       REG_TX_SYMBOL_ATTEN_CONFIG</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define USE_TX1_PIN_SYMBOL_ATTEN             (1 &lt;&lt; 3) </span><span class="comment">/* Use Tx1 Pin &amp; Symbol Atten */</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define USE_CTRL_IN_FOR_SYMBOL_ATTEN         (1 &lt;&lt; 1) </span><span class="comment">/* Use CTRL IN for symbol Atten */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define ENABLE_SYMBOL_ATTEN                  (1 &lt;&lt; 0) </span><span class="comment">/* Enable Symbol Atten */</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">*       REG_TX_FORCE_BITS</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define FORCE_OUT_2_TX2_OFFSET               (1 &lt;&lt; 7) </span><span class="comment">/* Force Out 2 Tx2 Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define FORCE_OUT_2_TX1_OFFSET               (1 &lt;&lt; 6) </span><span class="comment">/* Force Out 2 Tx1 Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define FORCE_OUT_2_TX2_PHASE_GAIN           (1 &lt;&lt; 5) </span><span class="comment">/* Force Out 2 Tx2 Phase &amp; Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define FORCE_OUT_2_TX1_PHASE_GAIN           (1 &lt;&lt; 4) </span><span class="comment">/* Force Out 2 Tx1 Phase &amp; Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define FORCE_OUT_1_TX2_OFFSET               (1 &lt;&lt; 3) </span><span class="comment">/* Force Out 1 Tx2 Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define FORCE_OUT_1_TX1_OFFSET               (1 &lt;&lt; 2) </span><span class="comment">/* Force Out 1 Tx1 Offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define FORCE_OUT_1_TX2_PHASE_GAIN           (1 &lt;&lt; 1) </span><span class="comment">/* Force Out 1 Tx2 Phase &amp; Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define FORCE_OUT_1_TX1_PHASE_GAIN           (1 &lt;&lt; 0) </span><span class="comment">/* Force Out 1 Tx1 Phase &amp; Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">* REG_QUAD_CAL_NCO_FREQ_PHASE_OFFSET</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define RX_NCO_FREQ(x)                       (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Rx NCO Frequency&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define RX_NCO_PHASE_OFFSET(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx NCO Phase Offset&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">*       REG_QUAD_CAL_CTRL</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define FREE_RUN_ENABLE                      (1 &lt;&lt; 7) </span><span class="comment">/* Free Run Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define SETTLE_MAIN_ENABLE                   (1 &lt;&lt; 6) </span><span class="comment">/* Settle Main Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define DC_OFFSET_ENABLE                             (1 &lt;&lt; 5) </span><span class="comment">/* DC Offset Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define GAIN_ENABLE                          (1 &lt;&lt; 4) </span><span class="comment">/* Gain Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define PHASE_ENABLE                         (1 &lt;&lt; 3) </span><span class="comment">/* Phase Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define QUAD_CAL_SOFT_RESET                  (1 &lt;&lt; 2) </span><span class="comment">/* Quad Cal Soft Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define M_DECIM(x)                           (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* M&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">*       REG_KEXP_1</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define KEXP_TX(x)                           (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Kexp Tx&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define KEXP_TX_COMP(x)                      (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Kexp Tx_comp &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define KEXP_DC_I(x)                         (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Kexp DC I &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define KEXP_DC_Q(x)                         (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Kexp DC Q &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">*       REG_KEXP_2</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define INVERT_I_DATA                        (1 &lt;&lt; 5) </span><span class="comment">/* Invert I data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define INVERT_Q_DATA                        (1 &lt;&lt; 4) </span><span class="comment">/* Invert Q data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define TX_NCO_FREQ(x)                       (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Tx NCO frequency&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define KEXP_PHASE(x)                        (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Kexp Phase &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define KEXP_AMP(x)                          (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Kexp Amp &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">*       REG_QUAD_CAL_STATUS_TX1</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define TX1_LO_CONV                          (1 &lt;&lt; 1) </span><span class="comment">/* Tx1 LO Conv */</span><span class="preprocessor"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define TX1_SSB_CONV                         (1 &lt;&lt; 0) </span><span class="comment">/* Tx1 SSB Conv */</span><span class="preprocessor"></span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define TX1_CONVERGENCE_COUNT(x)             (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Tx1 Convergence Count&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">*       REG_QUAD_CAL_STATUS_TX2</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define TX2_LO_CONV                          (1 &lt;&lt; 1) </span><span class="comment">/* Tx2 LO Conv */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define TX2_SSB_CONV                         (1 &lt;&lt; 0) </span><span class="comment">/* Tx2 SSB Conv */</span><span class="preprocessor"></span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define TX2_CONVERGENCE_COUNT(x)             (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Tx2 Convergence Count&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">* REG_TX_QUAD_FULL_LMT_GAIN</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define RX_FULL_TABLELMT_TABLE_GAIN(x)       (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX Full table/LMT table gain&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">*       REG_SQUARER_CONFIG</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define GM_STAGE_TIME_CON_OVERRIDE           (1 &lt;&lt; 5) </span><span class="comment">/* Gm Stage Time Con Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define GM_STAGE_MV_HP_POLE                  (1 &lt;&lt; 4) </span><span class="comment">/* Gm Stage MV HP Pole */</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define GM_STAGE_LOWER_CM                    (1 &lt;&lt; 3) </span><span class="comment">/* Gm Stage Lower CM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BYPASS_BIAS_R                        (1 &lt;&lt; 0) </span><span class="comment">/* Bypass Bias R */</span><span class="preprocessor"></span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define VBIAS_CTRL(x)                        (((x) &amp; 0x3) &lt;&lt; 1) </span><span class="comment">/* Vbias         Control&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">*       REG_THRESH_ACCUM</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define THRESH_ACCUMULATOR(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Threshold Accumulator&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">*       REG_TX_QUAD_LPF_GAIN</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define RX_LPF_GAIN(x)                       (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* RX LPF gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">*       REG_TXDAC_VDS_I</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define TXDAC_VDS_I(x)                       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* TxDAC Vds I&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">*       REG_TXDAC_VDS_Q</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define TXDAC_VDS_Q(x)                       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* TxDAC Vds Q&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">*       REG_TXDAC_GN_I</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define TXDAC_GN_I(x)                        (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* txDAC_gn_I&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">*       REG_TXDAC_GN_Q</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define TXDAC_GN_Q(x)                        (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* txDAC_gn_Q&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">*       REG_TXBBF_OPAMP_A</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define OPAMPA_OUTPUT_BIAS(x)                (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* OpAmpA Output Bias&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define OPAMPA_RZ(x)                         (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* OpAmpA RZ&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define OPAMP_A_CC(x)                        (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* OpAmp A CC&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">*       REG_TXBBF_OPAMP_B</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define OPAMPB_OUTPUT_BIAS(x)                (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* OpAmpB Output Bias&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define OPAMPB_RZ(x)                         (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* OpAmpB RZ&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define OPAMP_B_CC(x)                        (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* OpAmp B CC&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">*       REG_TX_BBF_R1</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define OVERRIDE_ENABLE                      (1 &lt;&lt; 7) </span><span class="comment">/* Override enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define R1(x)                                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R1&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">*       REG_TX_BBF_R2</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define R2(x)                                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R2&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">*       REG_TX_BBF_R3</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define R3(x)                                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R3&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">*       REG_TX_BBF_R4</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define R4(x)                                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R4&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">*       REG_TX_BBF_RP</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define RP(x)                                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rp&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">*       REG_TX_BBF_C1</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define C1(x)                                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* C1&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">*       REG_TX_BBF_C2</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define C2(x)                                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* C2&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">*       REG_TX_BBF_CP</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define CP(x)                                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Cp&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">*       REG_TX_TUNE_CTRL</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define PD_TUNE                              (1 &lt;&lt; 2) </span><span class="comment">/* PD Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define TUNER_RESAMPLE                       (1 &lt;&lt; 1) </span><span class="comment">/* Tuner Resample */</span><span class="preprocessor"></span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define TUNER_RESAMPLE_PHASE                 (1 &lt;&lt; 0) </span><span class="comment">/* Tuner Resample Phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define TUNE_CTRL(x)                         (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Tune Control&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">*       REG_TX_BBF_R2B</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define TX_BBF_BYPASS_BIAS_R                         (1 &lt;&lt; 7) </span><span class="comment">/* Bypass Bias R */</span><span class="preprocessor"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define R2B_OVR                              (1 &lt;&lt; 5) </span><span class="comment">/* R2b Ovr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define R2B(x)                               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* R2b&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">*       REG_TX_BBF_TUNE</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BBF1_COMP_I                          (1 &lt;&lt; 3) </span><span class="comment">/* BBF1 Comp I */</span><span class="preprocessor"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BBF1_COMP_Q                          (1 &lt;&lt; 2) </span><span class="comment">/* BBF1 Comp Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define BBF2_COMP_I                          (1 &lt;&lt; 1) </span><span class="comment">/* BBF2 Comp I */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define BBF2_COMP_Q                          (1 &lt;&lt; 0) </span><span class="comment">/* BBF2 Comp Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">*       REG_CONFIG0</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BIAS(x)                              (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Bias&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define RGM(x)                               (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rgm&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define CC(x)                                (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Cc&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define AMPBIAS(x)                           (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* AmpBias&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">*       REG_RESISTOR</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define RESISTOR(x)                          (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Resistor&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">*       REG_CAPACITOR</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define CAPACITOR(x)                         (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Capacitor&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">*       REG_LO_CM</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define LO_COMMON_MODE(x)                    (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* LO Common Mode&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">*       REG_TX_BBF_TUNE_MODE</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define EVALTIME                                     (1 &lt;&lt; 4) </span><span class="comment">/* EvalTime */</span><span class="preprocessor"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define TX_BBF_TUNE_DIVIDER                  (1 &lt;&lt; 0) </span><span class="comment">/* TX BBF Tune Divider&lt;8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define TUNE_COMP_MASK(x)                    (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Tune Comp Mask&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define TUNER_MODE(x)                        (((x) &amp; 0x7) &lt;&lt; 1) </span><span class="comment">/* Tuner Mode&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">*       REG_RX_FILTER_CONFIG</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define WRITE_RX                             (1 &lt;&lt; 2) </span><span class="comment">/* Write Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define START_RX_CLOCK                       (1 &lt;&lt; 1) </span><span class="comment">/* Start Rx Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define NUMBER_OF_TAPS(x)                    (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Number of Taps */</span><span class="preprocessor"></span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define SELECT_RX_CH(x)                      (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Select Rx Ch&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">*       REG_RX_FILTER_GAIN</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define FILTER_GAIN(x)                       (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Filter gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">*       REG_AGC_CONFIG_1</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define DEC_PWR_FOR_LOW_PWR                  (1 &lt;&lt; 7) </span><span class="comment">/* Dec Pwr for Low Pwr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define DEC_PWR_FOR_LOCK_LEVEL               (1 &lt;&lt; 6) </span><span class="comment">/* Dec Pwr for Lock Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define DEC_PWR_FOR_GAIN_LOCK_EXIT           (1 &lt;&lt; 5) </span><span class="comment">/* Dec Pwr for Gain Lock Exit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define SLOW_ATTACK_HYBRID_MODE              (1 &lt;&lt; 4) </span><span class="comment">/* Slow Attack Hybrid Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define RX2_GAIN_CTRL_SETUP(x)               (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Rx 2 Gain Control Setup&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define RX1_GAIN_CTRL_SETUP(x)               (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx 1 Gain Control Setup&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define RX_GAIN_CTL_MASK                             0x03</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define RX2_GAIN_CTRL_SHIFT                  2</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define RX1_GAIN_CTRL_SHIFT                  0</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define RX_GAIN_CTL_MGC                         0x00</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define RX_GAIN_CTL_AGC_FAST_ATK                        0x01</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define RX_GAIN_CTL_AGC_SLOW_ATK                        0x02</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define RX_GAIN_CTL_AGC_SLOW_ATK_HYBD           0x03</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">*       REG_AGC_CONFIG_2</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define AGC_SOFT_RESET                       (1 &lt;&lt; 7) </span><span class="comment">/* Soft Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define AGC_GAIN_UNLOCK_CTRL                 (1 &lt;&lt; 6) </span><span class="comment">/* Gain Unlock Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define AGC_USE_FULL_GAIN_TABLE              (1 &lt;&lt; 3) </span><span class="comment">/* Use Full Gain Table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define DIG_GAIN_EN                          (1 &lt;&lt; 2) </span><span class="comment">/* Enable Digital Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define MAN_GAIN_CTRL_RX2                    (1 &lt;&lt; 1) </span><span class="comment">/* Manual Gain Control Rx 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define MAN_GAIN_CTRL_RX1                    (1 &lt;&lt; 0) </span><span class="comment">/* Manual Gain Control Rx 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">*       REG_AGC_CONFIG_3</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define INCDEC_LMT_GAIN                      (1 &lt;&lt; 4) </span><span class="comment">/* Inc/Dec LMT Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define USE_AGC_FOR_LMTLPF_GAIN              (1 &lt;&lt; 3) </span><span class="comment">/* Use AGC for LMT/LPF Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define MANUAL_INCR_STEP_SIZE(x)                     (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Manual (CTRL_IN) Incr Gain Step Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define ADC_OVERRANGE_SAMPLE_SIZE(x)         (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* ADC Overrange Sample Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">* REG_MAX_LMT_FULL_GAIN</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define MAXIMUM_FULL_TABLELMT_TABLE_INDEX(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Maximum Full Table/LMT Table Index&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">*       REG_PEAK_WAIT_TIME</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define MANUAL_CTRL_IN_DECR_GAIN_STP_SIZE(x) (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Manual (CTRL_IN) Decr Gain Step Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define PEAK_OVERLOAD_WAIT_TIME(x)           (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Peak Overload Wait Time&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">*       REG_DIGITAL_GAIN</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define DIG_GAIN_STP_SIZE(x)                 (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Dig Gain Step Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define MAXIMUM_DIGITAL_GAIN(x)              (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Maximum Digital Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">*       REG_AGC_LOCK_LEVEL</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define ENABLE_DIG_SAT_OVRG                  (1 &lt;&lt; 7) </span><span class="comment">/* Enable Dig Sat Ovrg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define AGC_LOCK_LEVEL_FAST_AGC_INNER_HIGH_THRESH_SLOW(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* AGC Lock Level (Fast)/ AGC Inner High Threshold (Slow) &lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">*       REG_GAIN_STP_CONFIG1</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define LMT_DETECTOR_SETTLING_TIME(x)        (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* LMT Detector Settling Time&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define DEC_STP_SIZE_FOR_LARGE_LMT_OVERLOAD(x) (((x) &amp; 0x7) &lt;&lt; 2) </span><span class="comment">/* Dec Step Size for: Large LMT Overload/ Full Table Case #3 &lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define ADC_NOISE_CORRECTION_FACTOR(x)       (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* ADC Noise Correction Factor&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">*       REG_GAIN_STP_CONFIG_2</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define DECREMENT_STP_SIZE_FOR_SMALL_LPF_GAIN_CHANGE(x) (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* Fast Attack Only. Decrement Step Size for: Small LPF Gain Change / Full Table Case #2 &lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define LARGE_LPF_GAIN_STEP(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Decrement Step Size for: Large LPF Gain Change / Full Table Case #1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">*       REG_SMALL_LMT_OVERLOAD_THRESH</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define FORCE_PD_RESET_RX2                   (1 &lt;&lt; 7) </span><span class="comment">/* Force PD Reset Rx2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define FORCE_PD_RESET_RX1                           (1 &lt;&lt; 6) </span><span class="comment">/* Force PD Reset Rx1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define SMALL_LMT_OVERLOAD_THRESH(x)         (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Small LMT Overload Threshold&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">*       REG_LARGE_LMT_OVERLOAD_THRESH</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define LARGE_LMT_OVERLOAD_THRESH(x)         (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Large LMT Overload Threshold&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">*       REG_RX1_MANUAL_LMT_FULL_GAIN</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define POWER_MEAS_IN_STATE_5_MSB            (1 &lt;&lt; 7) </span><span class="comment">/* Power Meas in State 5 &lt;3&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define RX1_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx1 Manual Full table/LMT table Gain Index&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define RX_FULL_TBL_IDX_MASK                 RX1_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX(~0)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">*       REG_RX1_MANUAL_LPF_GAIN</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define POWER_MEAS_IN_STATE_5(x)                     (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Power Meas in State 5&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define RX1_MANUAL_LPF_GAIN(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx1 Manual LPF Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define RX_LPF_IDX_MASK                      RX1_MANUAL_LPF_GAIN(~0)</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">*       REG_RX1_MANUAL_DIGITALFORCED_GAIN</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define FORCE_RX1_DIGITAL_GAIN               (1 &lt;&lt; 5) </span><span class="comment">/* Force Rx1 Digital Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define RX1_MANUALFORCED_DIGITAL_GAIN(x)     (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx1 Manual/Forced Digital Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define RX_DIGITAL_IDX_MASK                  RX1_MANUALFORCED_DIGITAL_GAIN(~0)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">*       REG_RX2_MANUAL_LMT_FULL_GAIN</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define RX2_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Manual Full table/ LMT table Gain Index&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">*       REG_RX2_MANUAL_LPF_GAIN</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define RX2_MANUAL_LPF_GAIN(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Manual LPF Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">*       REG_RX2_MANUAL_DIGITALFORCED_GAIN</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define FORCE_RX2_DIGITAL_GAIN               (1 &lt;&lt; 5) </span><span class="comment">/* Force Rx2 Digital Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define RX2_MANUALFORCED_DIGITAL_GAIN(x)     (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Manual/Forced Digital Gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">* REG_FAST_CONFIG_1</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define ENABLE_GAIN_INC_AFTER_GAIN_LOCK      (1 &lt;&lt; 7) </span><span class="comment">/* Enable Gain Inc after Gain Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define GOTO_OPT_GAIN_IF_ENERGY_LOST_OR_EN_AGC_HIGH (1 &lt;&lt; 6) </span><span class="comment">/* Goto Opt Gain if Energy Lost or EN_AGC High */</span><span class="preprocessor"></span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define GOTO_SET_GAIN_IF_EN_AGC_HIGH         (1 &lt;&lt; 5) </span><span class="comment">/* Goto Set Gain if EN_AGC High */</span><span class="preprocessor"></span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define GOTO_SET_GAIN_IF_EXIT_RX_STATE       (1 &lt;&lt; 4) </span><span class="comment">/* Goto Set Gain if Exit Rx State */</span><span class="preprocessor"></span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define DONT_UNLOCK_GAIN_IF_ENERGY_LOST     (1 &lt;&lt; 3) </span><span class="comment">/* Don&#39;t Unlock Gain if Energy Lost */</span><span class="preprocessor"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define GOTO_OPTIMIZED_GAIN_IF_EXIT_RX_STATE (1 &lt;&lt; 2) </span><span class="comment">/* Goto Optimized Gain if Exit Rx State */</span><span class="preprocessor"></span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define DONT_UNLOCK_GAIN_IF_LG_ADC_OR_LMT_OVRG (1 &lt;&lt; 1) </span><span class="comment">/* Don&#39;t Unlock Gain If Lg ADC or LMT Ovrg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define ENABLE_INCR_GAIN                     (1 &lt;&lt; 0) </span><span class="comment">/* Enable Incr Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">* REG_FAST_CONFIG_2_SETTLING_DELAY</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define USE_LAST_LOCK_LEVEL_FOR_SET_GAIN     (1 &lt;&lt; 7) </span><span class="comment">/* Use Last Lock Level for Set Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define ENABLE_LMT_GAIN_INC_FOR_LOCK_LEVEL   (1 &lt;&lt; 6) </span><span class="comment">/* Enable LMT Gain Inc for Lock Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define GOTO_MAX_GAIN_OR_OPT_GAIN_IF_EN_AGC_HIGH (1 &lt;&lt; 5) </span><span class="comment">/* Goto Max Gain or Opt Gain if EN_AGC High */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define SETTLING_DELAY(x)                    (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Settling Delay&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">* REG_FAST_ENERGY_LOST_THRESH</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define POST_LOCK_LEVEL_STP_SIZE_FOR_LPF_TABLE_FULL_TABLE(x) (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Post Lock Level Step Size for: LPF Table/ Full Table &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define ENERGY_LOST_THRESH(x)                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Energy lost threshold&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">* REG_FAST_STRONGER_SIGNAL_THRESH</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define POST_LOCK_LEVEL_STP_FOR_LMT_TABLE(x) (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Post Lock Level Step for LMT  Table &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define STRONGER_SIGNAL_THRESH(x)            (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Stronger Signal Threshold&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">* REG_FAST_LOW_POWER_THRESH</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define DONT_UNLOCK_GAIN_IF_ADC_OVRG         (1 &lt;&lt; 7) </span><span class="comment">/* Don&#39;t unlock gain if ADC Ovrg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define LOW_POWER_THRESH(x)                  (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Low Power Threshold&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">* REG_FAST_STRONG_SIGNAL_FREEZE</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define DONT_UNLOCK_GAIN_IF_STRONGER_SIGNAL (1 &lt;&lt; 7) </span><span class="comment">/* Don&#39;t unlock gain if Stronger Signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">* REG_FAST_FINAL_OVER_RANGE_AND_OPT_GAIN</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define FINAL_OVER_RANGE_COUNT(x)            (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Final Over Range Count&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define OPTIMIZE_GAIN_OFFSET(x)              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Optimize Gain Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">* REG_FAST_ENERGY_DETECT_COUNT</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define INCREMENT_GAIN_STP_LPFLMT(x)         (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Increment Gain Step (LPF/LMT)&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define ENERGY_DETECT_COUNT(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Energy Detect count&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">* REG_FAST_AGCLL_UPPER_LIMIT</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define AGCLL_MAX_INCREASE(x)                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* AGCLL Max Increase&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">* REG_FAST_GAIN_LOCK_EXIT_COUNT</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define GAIN_LOCK_EXIT_COUNT(x)              (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Gain Lock Exit Count&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">* REG_FAST_INITIAL_LMT_GAIN_LIMIT</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define INITIAL_LMT_GAIN_LIMIT(x)            (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Initial LMT Gain Limit&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">*       REG_AGC_INNER_LOW_THRESH</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define PREVENT_GAIN_INC                             (1 &lt;&lt; 7) </span><span class="comment">/* Prevent Gain Inc */</span><span class="preprocessor"></span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define AGC_INNER_LOW_THRESH(x)              (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* AGC Inner Low Threshold&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">*       REG_LMT_OVERLOAD_COUNTERS</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define LARGE_LMT_OVERLOAD_EXED_COUNTER(x)   (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Large LMT Overload Exceeded Counter&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define SMALL_LMT_OVERLOAD_EXED_COUNTER(x)   (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Small LMT Overload Exceeded Counter&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">*       REG_ADC_OVERLOAD_COUNTERS</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define LARGE_ADC_OVERLOAD_EXED_COUNTER(x)   (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Large ADC Overload Exceeded Counter&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define SMALL_ADC_OVERLOAD_EXED_COUNTER(x)   (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Small ADC Overload Exceeded Counter&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">*       REG_GAIN_STP1</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define IMMED_GAIN_CHANGE_IF_LG_LMT_OVERLOAD (1 &lt;&lt; 7) </span><span class="comment">/* Immed. Gain Change if Lg LMT Overload */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define IMMED_GAIN_CHANGE_IF_LG_ADC_OVERLOAD (1 &lt;&lt; 3) </span><span class="comment">/* Immed. Gain Change if Lg ADC Overload */</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define AGC_INNER_HIGH_THRESH_EXED_STP_SIZE(x) (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* AGC Inner High Threshold Exceeded Step Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define AGC_INNER_LOW_THRESH_EXED_STP_SIZE(x) (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* AGC Inner Low Threshold Exceeded Step Size&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">*       REG_DIGITAL_SAT_COUNTER</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define DOUBLE_GAIN_COUNTER                  (1 &lt;&lt; 5) </span><span class="comment">/* Double Gain Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define ENABLE_SYNC_FOR_GAIN_COUNTER         (1 &lt;&lt; 4) </span><span class="comment">/* Enable Sync for Gain Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define DIG_SATURATION_EXED_COUNTER(x)       (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Dig Saturation Exceeded Counter&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">*       REG_OUTER_POWER_THRESHS</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define AGC_OUTER_HIGH_THRESH(x)                     (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* AGC Outer High Threshold&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define AGC_OUTER_LOW_THRESH(x)              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* AGC Outer Low Threshold&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">*       REG_GAIN_STP_2</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define AGC_OUTER_HIGH_THRESH_EXED_STP_SIZE(x) (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* AGC outer High Threshold Exceeded Step Size&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define AGC_OUTER_LOW_THRESH_EXED_STP_SIZE(x) (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* AGC Outer Low Threshold Exceeded Step Size&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">*       REG_EXT_LNA_HIGH_GAIN</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define EXT_LNA_HIGH_GAIN(x)                 (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Ext LNA High Gain&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">*       REG_EXT_LNA_LOW_GAIN</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define EXT_LNA_LOW_GAIN(x)                  (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Ext LNA Low Gain&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">*       REG_GAIN_TABLE_ADDRESS</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define GAIN_TABLE_ADDRESS(x)                (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Gain Table Address&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">*       REG_GAIN_TABLE_WRITE_DATA1</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define EXT_LNA_CTRL                         (1 &lt;&lt; 7) </span><span class="comment">/* Ext LNA Ctrl */</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define LNA_GAIN(x)                          (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* LNA Gain &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define MIXER_GM_GAIN(x)                             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Mixer Gm Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">*       REG_GAIN_TABLE_WRITE_DATA2</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define TIA_GAIN                                     (1 &lt;&lt; 5) </span><span class="comment">/* TIA Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define LPF_GAIN(x)                          (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* LPF Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">*       REG_GAIN_TABLE_WRITE_DATA_3</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define RF_DC_CAL                            (1 &lt;&lt; 5) </span><span class="comment">/* RF DC Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define DIGITAL_GAIN(x)                      (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Digital Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">*       REG_GAIN_TABLE_READ_DATA_1</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define TO_LNA_GAIN(x)                       (((x) &gt;&gt; 5) &amp; 0x3) </span><span class="comment">/* LNA Gain &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define TO_MIXER_GM_GAIN(x)                  (((x) &gt;&gt; 0) &amp; 0x1F) </span><span class="comment">/* Mixer Gm Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">*       REG_GAIN_TABLE_READ_DATA_2</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define TO_LPF_GAIN(x)                       (((x) &gt;&gt; 0) &amp; 0x1F) </span><span class="comment">/* LPF Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">*       REG_GAIN_TABLE_READ_DATA_3</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define TO_DIGITAL_GAIN(x)                   (((x) &gt;&gt; 0) &amp; 0x1F) </span><span class="comment">/* Digital Gain &lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">*       REG_GAIN_TABLE_CONFIG</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define WRITE_GAIN_TABLE                             (1 &lt;&lt; 2) </span><span class="comment">/* Write Gain Table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define START_GAIN_TABLE_CLOCK               (1 &lt;&lt; 1) </span><span class="comment">/* Start Gain Table Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define RECEIVER_SELECT(x)                   (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Receiver Select&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define GT_RX1                               1</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define GT_RX2                               2</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_GAIN_WRITE</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_GAIN_WRITE(x)           (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Gain Word Write&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_BIAS_WRITE</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_BIAS_WRITE(x)           (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Bias Word Write&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_CTRL_WRITE</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_CTRL_WRITE(x)           (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Control Word Write&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_GAIN_READ</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_GAIN_READ(x)            (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Gain Word Read&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_BIAS_READ</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_BIAS_READ(x)            (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Bias Word Read&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_CTRL_READ</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define GM_SUB_TABLE_CTRL_READ(x)            (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Gm Sub Table Control Word Read&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">*       REG_GM_SUB_TABLE_CONFIG</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define WRITE_GM_SUB_TABLE                   (1 &lt;&lt; 2) </span><span class="comment">/* Write Gm Sub Table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define START_GM_SUB_TABLE_CLOCK                     (1 &lt;&lt; 1) </span><span class="comment">/* Start Gm Sub Table Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">*       REG_GAIN_DIFF_WORDERROR_WRITE</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define CALIB_TABLE_GAIN_DIFFERROR_WORD(x)   (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Calib Table Gain Diff/Error Word&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">*       REG_GAIN_ERROR_READ</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define CALIB_TABLE_GAIN_ERROR(x)            (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Calib Table Gain Error&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">*       REG_CONFIG</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define READ_SELECT                          (1 &lt;&lt; 4) </span><span class="comment">/* Read Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define WRITE_MIXER_ERROR_TABLE              (1 &lt;&lt; 3) </span><span class="comment">/* Write Mixer Error Table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define WRITE_LNA_ERROR_TABLE                (1 &lt;&lt; 2) </span><span class="comment">/* Write LNA Error Table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define WRITE_LNA_GAIN_DIFF                  (1 &lt;&lt; 1) </span><span class="comment">/* Write LNA Gain Diff */</span><span class="preprocessor"></span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define START_CALIB_TABLE_CLOCK              (1 &lt;&lt; 0) </span><span class="comment">/* Start Calib Table Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define CALIB_TABLE_SELECT(x)                (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Calib Table Select&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">*       REG_LNA_GAIN_DIFF_READ_BACK</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define LNA_CALIB_TABLE_GAIN_DIFFERENCE_WORD(x) (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* LNA Calib Table Gain Difference Word&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">*       REG_MAX_MIXER_CALIBRATION_GAIN_INDEX</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define MAX_MIXER_CALIBRATION_GAIN_INDEX(x)  (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Max Mixer Calibration Gain Index&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">*       REG_SETTLE_TIME</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define ENABLE_DIG_GAIN_CORR                 (1 &lt;&lt; 7) </span><span class="comment">/* Enable Dig Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define FORCE_TEMP_SENSOR_FOR_CAL            (1 &lt;&lt; 6) </span><span class="comment">/* Force Temp Sensor for Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define SETTLE_TIME(x)                       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Settle Time&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">*       REG_MEASURE_DURATION</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define GAIN_CAL_MEAS_DURATION(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Gain Cal Meas Duration&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">*       REG_MEASURE_DURATION_01</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define MEASUREMENT_DURATION_1(x)            (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Measurement duration 1 &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define MEASUREMENT_DURATION_0(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Measurement duration 0 &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">*       REG_MEASURE_DURATION_23</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define MEASUREMENT_DURATION_3(x)            (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Measurement duration 3 &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define MEASUREMENT_DURATION_2(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Measurement duration 2 &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">*       REG_RSSI_CONFIG</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define START_RSSI_MEAS                      (1 &lt;&lt; 5) </span><span class="comment">/* Start RSSI Meas (Mode 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define ENABLE_ADC_POWER_MEAS                (1 &lt;&lt; 1) </span><span class="comment">/* Enable ADC Power Meas. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define DEFAULT_RSSI_MEAS_MODE               (1 &lt;&lt; 0) </span><span class="comment">/* Default RSSI Meas Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define RFIR_FOR_RSSI_MEASUREMENT(x)         (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* RFIR for RSSI measurement&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define RSSI_MODE_SELECT(x)                  (((x) &amp; 0x7) &lt;&lt; 2) </span><span class="comment">/* RSSI Mode Select&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">*       REG_ADC_MEASURE_DURATION_01</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define ADC_POWER_MEASUREMENT_DURATION_1(x)  (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* ADC Power Measurement Duration 1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define ADC_POWER_MEASUREMENT_DURATION_0(x) (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* ADC Power Measurement Duration 0 &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">*       REG_DEC_POWER_MEASURE_DURATION_0</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define USE_HB3_OUT_FOR_ADC_PWR_MEAS         (1 &lt;&lt; 7) </span><span class="comment">/* Use HB3 Out for ADC Pwr Meas */</span><span class="preprocessor"></span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define USE_HB1_OUT_FOR_DEC_PWR_MEAS         (1 &lt;&lt; 6) </span><span class="comment">/* Use HB1 Out for Dec pwr Meas */</span><span class="preprocessor"></span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define ENABLE_DEC_PWR_MEAS                  (1 &lt;&lt; 5) </span><span class="comment">/* Enable Dec Pwr Meas */</span><span class="preprocessor"></span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define DEFAULT_MODE_ADC_POWER               (1 &lt;&lt; 4) </span><span class="comment">/* Default Mode ADC Power */</span><span class="preprocessor"></span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define DEC_POWER_MEASUREMENT_DURATION(x)     (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Dec Power Measurement Duration &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">*       REG_LNA_GAIN</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define DB_GAIN_READBACK_CHANNEL                     (1 &lt;&lt; 0) </span><span class="comment">/* dB Gain Read-back Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define MAX_LNA_GAIN(x)                      (((x) &amp; 0x7F) &lt;&lt; 1) </span><span class="comment">/* Max LNA Gain&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">*       REG_RX_QUAD_CAL_LEVEL</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define RX_QUAD_CAL_LEVEL(x)                 (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx Quad Cal Level &lt;3 :0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">*       REG_CALIBRATION_CONFIG_1</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define ENABLE_PHASE_CORR                    (1 &lt;&lt; 7) </span><span class="comment">/* Enable Phase Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define ENABLE_GAIN_CORR                             (1 &lt;&lt; 6) </span><span class="comment">/* Enable Gain Corr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define USE_SETTLE_COUNT_FOR_DC_CAL_WAIT      (1 &lt;&lt; 5) </span><span class="comment">/* Use Settle Count for DC Cal Wait */</span><span class="preprocessor"></span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define FIXED_DC_CAL_WAIT_TIME               (1 &lt;&lt; 4) </span><span class="comment">/* Fixed DC Cal Wait Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define FREE_RUN_MODE                        (1 &lt;&lt; 3) </span><span class="comment">/* Free Run Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define ENABLE_CORR_WORD_DECIMATION          (1 &lt;&lt; 2) </span><span class="comment">/* Enable Corr Word Decimation */</span><span class="preprocessor"></span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define ENABLE_TRACKING_MODE_CH2                     (1 &lt;&lt; 1) </span><span class="comment">/* Enable Tracking Mode CH2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define ENABLE_TRACKING_MODE_CH1                     (1 &lt;&lt; 0) </span><span class="comment">/* Enable Tracking Mode CH1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">*       REG_CALIBRATION_CONFIG_2</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define SOFT_RESET                           (1 &lt;&lt; 7) </span><span class="comment">/* Soft Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define CALIBRATION_CONFIG2_DFLT                     (0x3 &lt;&lt; 5) </span><span class="comment">/* Must be 2&#39;b11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define K_EXP_PHASE(x)                       (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* K exp Phase&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">*       REG_CALIBRATION_CONFIG_3</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define PREVENT_POS_LOOP_GAIN                (1 &lt;&lt; 7) </span><span class="comment">/* Prevent Pos Loop Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define K_EXP_AMPLITUDE(x)                   (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* K exp Amplitude&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">*       REG_RX_QUAD_GAIN1</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define RX_FULL_TABLELMT_TABLE_GAIN(x)       (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx Full table/LMT table gain&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">*       REG_RX_QUAD_GAIN2</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define CORRECTION_WORD_DECIMATION_M(x)      (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Correction Word Decimation M&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define RX_LPF_GAIN(x)                       (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx LPF gain&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">*       REG_RX1_INPUT_A_OFFSETS</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define RX1_INPUT_A_I_DC_OFFSET_LSB(x)       (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Rx1 Input A &quot;I&quot; DC Offset&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define RX1_INPUT_A_Q_DC_OFFSET(x)           (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx1 Input A &quot;Q&quot; DC Offset&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">*       REG_INPUT_A_OFFSETS_1</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define RX2_INPUT_A_Q_DC_OFFSET_LSB(x)       (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Rx2 Input A &quot;Q&quot; DC Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define RX1_INPUT_A_I_DC_OFFSET_MSB(x)       (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx1 Input A &quot;I&quot; DC Offset&lt;9:6&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">*       REG_RX2_INPUT_A_OFFSETS</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define RX2_INPUT_A_I_DC_OFFSET(x)           (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx2 Input A &quot;I&quot; DC Offset&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define RX2_INPUT_A_Q_DC_OFFSET_MSB(x)       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Input A &quot;Q&quot; DC Offset&lt;9:4&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">*       REG_RX1_INPUT_BC_OFFSETS</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define RX1_INPUT_BC_I_DC_OFFSET_LSB(x)      (((x) &amp; 0x3F) &lt;&lt; 2) </span><span class="comment">/* Rx1 Input B&amp;C &quot;I&quot; DC Offset&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define RX1_INPUT_BC_Q_DC_OFFSET(x)          (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx1 Input B&amp;C &quot;Q&quot; DC Offset&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">*       REG_INPUT_BC_OFFSETS_1</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define RX2_INPUT_BC_Q_DC_OFFSET_LSB(x)      (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Rx2 Input B&amp;C &quot;Q&quot; DC Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define RX1_INPUT_BC_I_DC_OFFSET_MSB(x)      (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx1 Input B&amp;C &quot;I&quot; DC Offset&lt;9:6&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">*       REG_RX2_INPUT_BC_OFFSETS</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define RX2_INPUT_BC_I_DC_OFFSET(x)          (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx2 Input B&amp;C &quot;I&quot; DC Offset&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define RX2_INPUT_BC_Q_DC_OFFSET_MSB(x)      (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Input B&amp;C &quot;Q&quot; DC Offset&lt;9:4&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">*       REG_FORCE_BITS</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define RX2_INPUT_BC_FORCE_OFFSET            (1 &lt;&lt; 7) </span><span class="comment">/* Rx2 Input B&amp;C Force offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define RX1_INPUT_BC_FORCE_OFFSET            (1 &lt;&lt; 6) </span><span class="comment">/* Rx1 Input B&amp;C Force offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define RX2_INPUT_BC_FORCE_PHGAIN            (1 &lt;&lt; 5) </span><span class="comment">/* Rx2 Input B&amp;C Force Ph/Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define RX1_INPUT_BC_FORCE_PHGAIN            (1 &lt;&lt; 4) </span><span class="comment">/* Rx1 Input B&amp;C Force Ph/Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define RX2_INPUT_A_FORCE_OFFSET                     (1 &lt;&lt; 3) </span><span class="comment">/* Rx2 Input A Force offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define RX1_INPUT_A_FORCE_OFFSET                     (1 &lt;&lt; 2) </span><span class="comment">/* Rx1 Input A Force offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define RX2_INPUT_A_FORCE_PHGAIN                     (1 &lt;&lt; 1) </span><span class="comment">/* Rx2 Input A Force Ph/Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define RX1_INPUT_A_FORCE_PHGAIN                     (1 &lt;&lt; 0) </span><span class="comment">/* Rx1 Input A Force Ph/Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">*       REG_RF_DC_OFFSET_CONFIG_1</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define DAC_FS(x)                            (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* DAC FS&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define RF_DC_CALIBRATION_COUNT(x)           (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* RF DC Calibration Count&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">*       REG_RF_DC_OFFSET_ATTEN</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define RF_DC_OFFSET_TABLE_UPDATE_COUNT(x)   (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* RF DC Offset Table Update Count&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define RF_DC_OFFSET_ATTEN(x)                (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* RF DC Offset Attenuation&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">*       REG_INVERT_BITS</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define INVERT_RX2_RF_DC_CGIN_WORD           (1 &lt;&lt; 7) </span><span class="comment">/* Invert Rx2 RF DC  CGin Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define INVERT_RX1_RF_DC_CGIN_WORD           (1 &lt;&lt; 6) </span><span class="comment">/* Invert Rx1 RF DC  CGin Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define INVERT_RX2_RF_DC_CGOUT_WORD          (1 &lt;&lt; 5) </span><span class="comment">/* Invert Rx2 RF DC  CGout Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define INVERT_RX1_RF_DC_CGOUT_WORD          (1 &lt;&lt; 4) </span><span class="comment">/* Invert Rx1 RF DC  CGout Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">*       REG_DC_OFFSET_CONFIG2</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define USE_WAIT_COUNTER_FOR_RF_DC_INIT_CAL   (1 &lt;&lt; 7) </span><span class="comment">/* Use Wait Counter for RF DC Init Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define ENABLE_FAST_SETTLE_MODE              (1 &lt;&lt; 6) </span><span class="comment">/* Enable Fast Settle Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define ENABLE_BB_DC_OFFSET_TRACKING         (1 &lt;&lt; 5) </span><span class="comment">/* Enable BB DC Offset Tracking */</span><span class="preprocessor"></span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define RESET_ACC_ON_GAIN_CHANGE                     (1 &lt;&lt; 4) </span><span class="comment">/* Reset Acc on Gain Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define ENABLE_RF_OFFSET_TRACKING            (1 &lt;&lt; 3) </span><span class="comment">/* Enable RF Offset Tracking */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define DC_OFFSET_UPDATE(x)                  (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* DC Offset Update&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">*       REG_RF_CAL_GAIN_INDEX</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define RF_MINIMUM_CALIBRATION_GAIN_INDEX(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RF Minimum Calibration Gain Index&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">*       REG_SOI_THRESH</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define RF_SOI_THRESH(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RF SOI Threshold&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">*       REG_BB_DC_OFFSET_SHIFT</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define INCREASE_COUNT_DURATION              (1 &lt;&lt; 7) </span><span class="comment">/* Increase Count Duration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define BB_TRACKING_DECIMATE(x)              (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* BB Tracking Decimate&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define BB_DC_M_SHIFT(x)                             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* BB  DC M Shift&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">*       REG_BB_DC_OFFSET_FAST_SETTLE_SHIFT</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define READ_BACK_CH_SEL                     (1 &lt;&lt; 7) </span><span class="comment">/* Read Back  CH Sel */</span><span class="preprocessor"></span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define UPDATE_TRACKING_WORD                 (1 &lt;&lt; 6) </span><span class="comment">/* Update Tracking Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define FORCE_RX_NULL                        (1 &lt;&lt; 5) </span><span class="comment">/* Force Rx Null */</span><span class="preprocessor"></span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define BB_DC_TRACKING_FAST_SETTLE_M_SHIFT(x) (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* BB DC Tracking Fast Settle M Shift&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">*       REG_BB_DC_OFFSET_ATTEN</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BB_DC_OFFSET_ATTEN(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* BB DC Offset Atten&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">*       REG_RX1_BB_DC_WORD_I_MSB</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define RX1_BB_DC_OFFSET_CORRECTION_WORD_I(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX1 BB DC Offset Correction word I&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">*       REG_RX1_BB_DC_WORD_Q_MSB</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define RX1_BB_DC_OFFSET_CORRECTION_WORD_Q(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX1 BB DC Offset Correction word Q&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">*       REG_RX2_BB_DC_WORD_I_MSB</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define RX2_BB_DC_OFFSET_CORRECTION_WORD_I(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX2 BB DC Offset Correction word I&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">*       REG_RX2_BB_DC_WORD_Q_MSB</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define RX2_BB_DC_OFFSET_CORRECTION_WORD_Q(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX2 BB DC Offset Correction word Q&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">*       REG_BB_TRACK_CORR_WORD_I_MSB</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define RX1RX2_BB_DC_OFFSET_TRACKING_CORRECTION_WORD_I(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX1/RX2 BB DC Offset Tracking correction word I&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">*       REG_BB_TRACK_CORR_WORD_Q_MSB</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define RX1RX2_BB_DC_OFFSET_TRACKING_CORRECTION_WORD_Q(x) (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* RX1/RX2 BB DC Offset Tracking correction word Q&lt;14:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">*       REG_SYMBOL_LSB</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define RX2_RSSI_SYMBOL                     (1 &lt;&lt; 1) </span><span class="comment">/* Rx2 RSSI symbol &lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define RX1_RSSI_SYMBOL                     (1 &lt;&lt; 0) </span><span class="comment">/* Rx1 RSSI symbol &lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">*       REG_PREAMBLE_LSB</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define RX2_RSSI_PREAMBLE                    (1 &lt;&lt; 1) </span><span class="comment">/* Rx2 RSSI preamble &lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define RX1_RSSI_PREAMBLE                    (1 &lt;&lt; 0) </span><span class="comment">/* Rx1 RSSI preamble &lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">*       REG_RX1_RSSI_SYMBOL, REG_RX1_RSSI_PREAMBLE,</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">*       REG_RX2_RSSI_SYMBOL, REG_RX2_RSSI_PREAMBLE</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define RSSI_LSB_SHIFT  1</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define RSSI_LSB_MASK1  0x01</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define RSSI_LSB_MASK2  0x02</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">*       REG_RX_PATH_GAIN_LSB</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define RX_PATH_GAIN                         (1 &lt;&lt; 0) </span><span class="comment">/* Rx Path Gain&lt;0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">*       REG_RX_DIFF_LNA_FORCE</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define FORCE_RX2_LNA_GAIN                   (1 &lt;&lt; 7) </span><span class="comment">/* Force Rx2 LNA Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define RX2_LNA_BYPASS                       (1 &lt;&lt; 6) </span><span class="comment">/* Rx2 LNA Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define FORCE_RX1_LNA_GAIN                   (1 &lt;&lt; 3) </span><span class="comment">/* Force Rx1 LNA Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define RX1_LNA_BYPASS                       (1 &lt;&lt; 2) </span><span class="comment">/* Rx1 LNA Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define RX2_LNA_GAIN(x)                      (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rx2 LNA Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define RX1_LNA_GAIN(x)                      (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx1 LNA Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">*       REG_RX_LNA_BIAS_COARSE</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define RX_LNA_BIAS_COARSE(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx LNA Bias Coarse&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">*       REG_RX_LNA_BIAS_FINE_0</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define RX_LNA_PCASCODE_BIAS(x)              (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Rx LNA p-Cascode Bias&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define RX_LNA_BIAS(x)                       (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx LNA Bias&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">*       REG_RX_LNA_BIAS_FINE_1</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define RX_LNA_P_CASCODE_BIAS_FINE(x)        (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx LNA p- Cascode Bias Fine&lt;4:3&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">*       REG_RX_MIX_GM_CONFIG</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define RX_MIX_GM_CM_OUT(x)                  (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Rx Mix Gm CM Out&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define RX_MIX_GM_PLOAD(x)                   (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx Mix Gm pload &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">*       REG_RX1_MIX_GM_FORCE</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define FORCE_RX1_MIX_GM                     (1 &lt;&lt; 6) </span><span class="comment">/* Force Rx1 Mix Gm */</span><span class="preprocessor"></span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define RX1_MIX_GM_GAIN(x)                   (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx1 Mix Gm Gain&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">* REG_RX1_MIX_GM_BIAS_FORCE</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define RX1_MIX_GM_BIAS(x)                   (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx1 Mix Gm Bias&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">*       REG_RX2_MIX_GM_FORCE</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define FORCE_RX2_MIX_GM                     (1 &lt;&lt; 6) </span><span class="comment">/* Force Rx2 Mix Gm */</span><span class="preprocessor"></span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define RX2_MIX_GM_GAIN(x)                   (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Mix Gm Gain&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">* REG_RX2_MIX_GM_BIAS_FORCE</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define RX2_MIX_GM_BIAS(x)                   (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx2 Mix Gm Bias&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">*       REG_INPUT_A_MSBS</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define INPUT_A_RX1_Q(x)                     (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Input A RX1 Q&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define INPUT_A_RX1_I(x)                     (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Input A RX1 I&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define INPUT_A_RX2_I(x)                     (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Input A RX2 I&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define INPUT_A_RX2_Q(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Input A RX2 Q&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">*       REG_INPUTS_BC_MSBS</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define INPUTS_BC_RX1_Q(x)                   (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Inputs B&amp;C RX1 Q&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define INPUTS_BC_RX1_I(x)                   (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Inputs B&amp;C RX1 I&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define INPUTS_BC_RX2_I(x)                   (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Inputs B&amp;C RX2 I&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define INPUTS_BC_RX2_Q(x)                   (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Inputs B&amp;C RX2 Q&lt;9:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">*       REG_FORCE_OS_DAC</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define FORCE_CGIN_DAC                       (1 &lt;&lt; 2) </span><span class="comment">/* Force CGin DAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">*       REG_RX_MIX_LO_CM</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define RX_MIX_LO_CM(x)                      (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx Mix LO CM&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">*       REG_RX_CGB_SEG_ENABLE</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define RX_CGB_SEG_ENABLE(x)                 (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx CGB Seg Enable&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">*       REG_RX_MIX_INPUTBIAS</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define RX_CGB_INPUT_CM_SEL(x)               (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rx CGB Input CM Sel&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define RX_CGB_BIAS(x)                       (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Rx CGB Bias&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">*       REG_RX_TIA_CONFIG</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define TIA2_OVERRIDE_C                      (1 &lt;&lt; 3) </span><span class="comment">/* TIA2 Override C */</span><span class="preprocessor"></span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define TIA2_OVERRIDE_R                      (1 &lt;&lt; 2) </span><span class="comment">/* TIA2 Override R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define TIA1_OVERRIDE_C                      (1 &lt;&lt; 1) </span><span class="comment">/* TIA1 Override C */</span><span class="preprocessor"></span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define TIA1_OVERRIDE_R                      (1 &lt;&lt; 0) </span><span class="comment">/* TIA1 Override R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define TIA_SEL_CC(x)                        (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* TIA Sel CC&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">*       REG_TIA1_C_LSB</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define TIA1_RF(x)                           (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* TIA1 RF&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define TIA1_C_LSB(x)                        (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* TIA1         C LSB&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">*       REG_TIA1_C_MSB</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define TIA1_C_MSB(x)                        (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* TIA1 C MSB&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">*       REG_TIA2_C_LSB</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define TIA2_RF(x)                           (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* TIA2 RF&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define TIA2_C_LSB(x)                        (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* TIA2 C LSB&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">*       REG_TIA2_C_MSB</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define TIA2_C_MSB(x)                        (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* TIA2 C MSB&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">*       REG_RX1_BBF_R1A</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define FORCE_RX1_RESISTORS                  (1 &lt;&lt; 7) </span><span class="comment">/* Force Rx1 Resistors */</span><span class="preprocessor"></span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define RX1_BBF_R1A(x)                       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx1 BBF R1A&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">*       REG_RX2_BBF_R1A</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define FORCE_RX2_RESISTORS                  (1 &lt;&lt; 7) </span><span class="comment">/* Force Rx2 Resistors */</span><span class="preprocessor"></span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define RX2_BBF_R1A(x)                       (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx2 BBF R1A&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">*       REG_RX1_TUNE_CTRL</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define RX1_TUNE_RESAMPLE_PHASE              (1 &lt;&lt; 2) </span><span class="comment">/* Rx1 Tune Resample Phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define RX1_TUNE_RESAMPLE                    (1 &lt;&lt; 1) </span><span class="comment">/* Rx1 Tune Resample */</span><span class="preprocessor"></span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define RX1_PD_TUNE                          (1 &lt;&lt; 0) </span><span class="comment">/* Rx1 PD Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">*       REG_RX2_TUNE_CTRL</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define RX2_TUNE_RESAMPLE_PHASE              (1 &lt;&lt; 2) </span><span class="comment">/* Rx2 Tune Resam ple Phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define RX2_TUNE_RESAMPLE                    (1 &lt;&lt; 1) </span><span class="comment">/* Rx2 Tune Resample */</span><span class="preprocessor"></span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define RX2_PD_TUNE                          (1 &lt;&lt; 0) </span><span class="comment">/* Rx2 PD Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">*       REG_RX_BBF_R2346</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define TUNE_OVERRIDE                        (1 &lt;&lt; 7) </span><span class="comment">/* Tune Override */</span><span class="preprocessor"></span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define RX_BBF_R2346(x)                      (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Rx BBF R2346&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">*       REG_RX_BBF_C1_MSB</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define RX_BBF_C1_MSB(x)                     (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C1 MSB&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">*       REG_RX_BBF_C1_LSB</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define RX_BBF_C1_LSB(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C1 LSB&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">*       REG_RX_BBF_C2_MSB</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define RX_BBF_C2_MSB(x)                     (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C2 MSB&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">*       REG_RX_BBF_C2_LSB</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define RX_BBF_C2_LSB(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C2 LSB&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">*       REG_RX_BBF_C3_MSB</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define RX_BBF_C3_MSB(x)                     (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C3 MSB&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">*       REG_RX_BBF_C3_LSB</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define RX_BBF_C3_LSB(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF C3 LSB&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">*       REG_RX_BBF_CC1_CTR</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define RX_BBF_CC1_CTR(x)                    (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF CC1 Ctr&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">*       REG_RX_BBF_POW_RZ_BYTE0</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define MUST_BE_ZERO                         (1 &lt;&lt; 7) </span><span class="comment">/* Must be zero */</span><span class="preprocessor"></span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define RX1_BBF_POW_CTR(x)                   (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Rx1 BBF Pow Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define RX_BBF_RZ1_CTR(x)                    (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Rx BBF Rz1 Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">*       REG_RX_BBF_CC2_CTR</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define RX_BBF_CC2_CTR(x)                    (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF CC2 Ctr&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">*       REG_RX_BBF_POW_RZ_BYTE1</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define RX_BBF_POW3_CTR(x)                   (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Rx BBF Pow3 Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define RX_BBF_RZ3_CTR(x)                    (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Rx BBF RZ3 Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define RX_BBF_POW2_CTR(x)                   (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Rx BBF Pow2 Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define RX_BBF_RZ2_CTR(x)                    (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Rx BBF Rz2 Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">*       REG_RX_BBF_CC3_CTR</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define RX_BBF_CC3_CTR(x)                    (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx BBF CC3 Ctr&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">*       REG_RX_BBF_TUNE</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define RXBBF_BYPASS_BIAS_R                  (1 &lt;&lt; 7) </span><span class="comment">/* RxBBF Bypass Bias R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define RX_BBF_R5_TUNE                       (1 &lt;&lt; 4) </span><span class="comment">/* Rx BBF R5 Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define RX1_BBF_TUNE_COMP_I                  (1 &lt;&lt; 3) </span><span class="comment">/* Rx1 BBF Tune Comp I */</span><span class="preprocessor"></span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define RX1_BBF_TUNE_COMP_Q                  (1 &lt;&lt; 2) </span><span class="comment">/* Rx1 BBF Tune Comp Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define RX2_BBF_TUNE_COMP_I                  (1 &lt;&lt; 1) </span><span class="comment">/* Rx2 BBF Tune Comp I */</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define RX2_BBF_TUNE_COMP_Q                  (1 &lt;&lt; 0) </span><span class="comment">/* Rx2 BBF Tune Comp Q */</span><span class="preprocessor"></span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define RX_BBF_TUNE_CTR(x)                   (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Rx BBF Tune Ctr&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">*       REG_RX1_BBF_MAN_GAIN</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define RX1_BBF_FORCE_GAIN                   (1 &lt;&lt; 5) </span><span class="comment">/* Rx1 BBF Force Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define RX1_BBF_BQ_GAIN(x)                   (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Rx1 BBF BQ Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define RX1_BBF_POLE_GAIN(x)                 (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Rx1 BBF Pole Gain&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">*       REG_RX2_BBF_MAN_GAIN</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define RX2_BBF_FORCE_GAIN                   (1 &lt;&lt; 5) </span><span class="comment">/* Rx2 BBF Force Gain */</span><span class="preprocessor"></span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define RX2_BBF_BQ_GAIN(x)                   (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* Rx2 BBF BQ Gain&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define RX2_BBF_POLE_GAIN(x)                 (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Rx2 BBF Pole Gain&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">*       REG_RX_BBF_TUNE_CONFIG</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define RX_TUNE_EVALTIME                             (1 &lt;&lt; 4) </span><span class="comment">/* Rx Tune Evaltime */</span><span class="preprocessor"></span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define RX_BBF_TUNE_DIVIDE                   (1 &lt;&lt; 0) </span><span class="comment">/* RX BBF Tune Divide&lt;8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define TUNE_COMP_MASK(x)                    (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Tune Comp Mask &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define RX_TUNE_MODE(x)                      (((x) &amp; 0x7) &lt;&lt; 1) </span><span class="comment">/* Rx Tune Mode&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">*       REG_POLE_GAIN</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define POLE_GAIN_TUNE(x)                    (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Pole Gain Tune&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">*       REG_RX_BBBW_MHZ</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define RX_TUNE_BBBW_MHZ(x)                  (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Rx Tune BBBW MHz&lt;4::0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">*       REG_RX_BBBW_KHZ</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define RX_TUNE_BBBW_KHZ(x)                  (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Rx Tune BBBW kHz&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">*       REG_RX_PFD_CONFIG</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define BYPASS_LD_SYNTH                      (1 &lt;&lt; 0) </span><span class="comment">/* Bypass Ld Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">*       REG_RX_INTEGER_BYTE_1</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define SYNTH_INTEGER_WORD(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Synthesizer Integer Word&lt;10:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">*       REG_RX_FRACT_BYTE_2</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define SYNTH_FRACT_WORD(x)          (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Synthesizer Fractional Word &lt;22:16&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">*       REG_RX_FORCE_VCO_TUNE_1</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define VCO_CAL_OFFSET(x)                    (((x) &amp; 0xF) &lt;&lt; 3) </span><span class="comment">/* VCO Cal Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">*       REG_RX_ALC_VARACTOR</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define INIT_ALC_VALUE(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Init ALC Value&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define VCO_VARACTOR(x)                      (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">*       REG_RX_VCO_OUTPUT</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define PORB_VCO_LOGIC                       (1 &lt;&lt; 6) </span><span class="comment">/* PORb VCO Logic */</span><span class="preprocessor"></span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define VCO_OUTPUT_LEVEL(x)                  (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Output Level&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">*       REG_RX_CP_CURRENT</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define CHARGE_PUMP_CURRENT(x)               (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Charge Pump Current&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">*       REG_RX_CP_OFFSET</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define SYNTH_RECAL                          (1 &lt;&lt; 7) </span><span class="comment">/* Synth Re-Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">*       REG_RX_CP_CONFIG</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define HALF_VCO_CAL_CLK                     (1 &lt;&lt; 7) </span><span class="comment">/* Half Vco Cal Clk */</span><span class="preprocessor"></span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define F_CPCAL                              (1 &lt;&lt; 3) </span><span class="comment">/* F Cpcal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define CP_CAL_ENABLE                        (1 &lt;&lt; 2) </span><span class="comment">/* Cp Cal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">*       REG_RX_LOOP_FILTER_1</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C2(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Loop Filter C2&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C1(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter C1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">*       REG_RX_LOOP_FILTER_2</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define LOOP_FILTER_R1(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Loop Filter R1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C3(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter C3&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">*       REG_RX_LOOP_FILTER_3</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_R3                (1 &lt;&lt; 7) </span><span class="comment">/* Loop Filter Bypass R3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_R1                (1 &lt;&lt; 6) </span><span class="comment">/* Loop Filter Bypass R1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_C2                (1 &lt;&lt; 5) </span><span class="comment">/* Loop Filter Bypass C2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_C1                (1 &lt;&lt; 4) </span><span class="comment">/* Loop Filter Bypass C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define LOOP_FILTER_R3(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter R3&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">*       REG_RX_DITHERCP_CAL</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define FORCED_CP_CAL_WORD(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Forced CP Cal Word&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">*       REG_RX_VCO_BIAS_1</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define VCO_BIAS_TCF(x)                      (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* VCO Bias Tcf&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define VCO_BIAS_REF(x)                      (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* VCO Bias Ref&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">*       REG_RX_CAL_STATUS</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define CP_CAL_VALID                         (1 &lt;&lt; 7) </span><span class="comment">/* CP Cal Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define CP_CAL_DONE                          (1 &lt;&lt; 5) </span><span class="comment">/* CP Cal Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define VCO_CAL_BUSY                         (1 &lt;&lt; 4) </span><span class="comment">/* VCO Cal Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define CP_CAL_WORD(x)                       (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* CP Cal Word&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">*       REG_RX_VCO_CAL_REF</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define VCO_CAL_REF_TCF(x)                   (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* VCO Cal Ref Tcf&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">*       REG_RX_VCO_PD_OVERRIDES</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define POWER_DOWN_VARACTOR_REF              (1 &lt;&lt; 3) </span><span class="comment">/* Power Down Varactor Ref */</span><span class="preprocessor"></span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define PWR_DOWN_VARACT_REF_TCF              (1 &lt;&lt; 2) </span><span class="comment">/* Pwr Down Varact Ref Tcf */</span><span class="preprocessor"></span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define POWER_DOWN_CAL_TCF                   (1 &lt;&lt; 1) </span><span class="comment">/* Power Down Cal Tcf */</span><span class="preprocessor"></span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define POWER_DOWN_VCO_BUFFFER               (1 &lt;&lt; 0) </span><span class="comment">/* Power Down VCO Bufffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">* REG_RX_CP_OVERRANGE_VCO_LOCK</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define CP_OVRG_HIGH                         (1 &lt;&lt; 7) </span><span class="comment">/* CP Ovrg High */</span><span class="preprocessor"></span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define CP_OVRG_LOW                          (1 &lt;&lt; 6) </span><span class="comment">/* CP Ovrg Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define VCO_LOCK                                     (1 &lt;&lt; 1) </span><span class="comment">/* Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">*       REG_RX_VCO_LDO</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define VCO_LDO_BYPASS                       (1 &lt;&lt; 7) </span><span class="comment">/* VCO LDO Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define VCO_LDO_INRUSH(x)                    (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* VCO LDO Inrush&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define VCO_LDO_SEL(x)                       (((x) &amp; 0x7) &lt;&lt; 2) </span><span class="comment">/* VCO LDO Sel&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define VCO_LDO_VDROP_SEL(x)                 (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* VCO LDO Vdrop Sel&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">*       REG_RX_VCO_CAL</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define VCO_CAL_EN                           (1 &lt;&lt; 7) </span><span class="comment">/* VCO Cal En */</span><span class="preprocessor"></span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define VCO_CAL_ALC_WAIT(x)                  (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* VCO Cal ALC Wait &lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define VCO_CAL_COUNT(x)                     (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* VCO Cal Count &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">*       REG_RX_LOCK_DETECT_CONFIG</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define LOCK_DETECT_COUNT(x)                 (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Lock Detect Count&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define LOCK_DETECT_MODE(x)                  (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Lock Detect Mode&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">*       REG_RX_CP_LEVEL_DETECT</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define CP_LEVEL_DETECT_POWER_DOWN           (1 &lt;&lt; 6) </span><span class="comment">/* CP Level Detect Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define CP_LEVEL_THRESH_LOW(x)               (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* CP Level Threshold Low&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define CP_LEVEL_THRESH_HIGH(x)              (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* CP Level Threshold High&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">*       REG_RX_DSM_SETUP_0</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define DSM_PROG(x)                          (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* DSM Prog&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">*       REG_RX_DSM_SETUP_1</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define SIF_CLOCK                            (1 &lt;&lt; 6) </span><span class="comment">/* SIF clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define SIF_RESET_BAR                        (1 &lt;&lt; 5) </span><span class="comment">/* SIF Reset Bar */</span><span class="preprocessor"></span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define SIF_ADDR(x)                          (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* SIF Addr&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">*       REG_RX_CORRECTION_WORD0</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define UPDATE_FREQ_WORD                             (1 &lt;&lt; 7) </span><span class="comment">/* Update Freq Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define READ_EFFECTIVE_TUNING_WORD           (1 &lt;&lt; 5) </span><span class="comment">/* Read Effective Tuning Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define FREQ_CORRECTION_WORD_MSB(x)          (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Frequency Correction Word&lt;11:7&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">*       REG_RX_CORRECTION_WORD1</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define UPDATE_FREQ_WORD                             (1 &lt;&lt; 7) </span><span class="comment">/* Update Freq Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define FREQ_CORRECTION_WORD_LSB(x)          (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Frequency Correction Word&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">*       REG_RX_VCO_VARACTOR_CTRL_0</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_REFERENCE_TCF(x)        (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* VCO Varactor Reference Tcf&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_OFFSET(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">*       REG_RX_VCO_VARACTOR_CTRL_1</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_REFERENCE(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor Reference&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">*       REG_RX_FAST_LOCK_SETUP</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_LOAD_SYNTH              (1 &lt;&lt; 3) </span><span class="comment">/* Rx Fast Lock Load Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROFILE_INIT            (1 &lt;&lt; 2) </span><span class="comment">/* Rx Fast Lock Profile Init */</span><span class="preprocessor"></span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROFILE_PIN_SELECT      (1 &lt;&lt; 1) </span><span class="comment">/* Rx Fast Lock Profile Pin Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_MODE_ENABLE                     (1 &lt;&lt; 0) </span><span class="comment">/* Rx Fast Lock Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROFILE(x)              (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Rx Fast Lock Profile&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">*       REG_RX_FAST_LOCK_PROGRAM_ADDR</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROFILE_ADDR(x)         (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* Rx Fast Lock Profile&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROFILE_WORD(x)         (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Configuration Word &lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">*       REG_RX_FAST_LOCK_PROGRAM_CTRL</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROGRAM_WRITE           (1 &lt;&lt; 1) </span><span class="comment">/* Rx Fast Lock Program Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_PROGRAM_CLOCK_ENABLE     (1 &lt;&lt; 0) </span><span class="comment">/* Rx Fast Lock Program Clock Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define RX_FAST_LOCK_CONFIG_WORD_NUM         16</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">*       REG_RX_LO_GEN_POWER_MODE</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define RX_LO_GEN_POWER_MODE(x)              (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Power Mode&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">*       REG_TX_PFD_CONFIG</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define DIV_TEST_EN                          (1 &lt;&lt; 5) </span><span class="comment">/* Div Test En */</span><span class="preprocessor"></span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define PFD_CLK_EDGE                         (1 &lt;&lt; 1) </span><span class="comment">/* PFD Clk Edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define BYPASS_LD_SYNTH                      (1 &lt;&lt; 0) </span><span class="comment">/* Bypass Ld Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define PFD_WIDTH(x)                         (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* PFD Width &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">*       REG_TX_INTEGER_BYTE_1</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define SDM_BYPASS                           (1 &lt;&lt; 7) </span><span class="comment">/* SDM Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define SDM_POWER_DOWN                       (1 &lt;&lt; 6) </span><span class="comment">/* SDM Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define SYNTH_INTEGER_WORD(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Synthesizer Integer Word&lt;10:8&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">*       REG_TX_FRACT_BYTE_2</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define SYNTH_FRACT_WORD(x)          (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Synthesizer Fractional Word &lt;22:16&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">*       REG_TX_FORCE_ALC</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define FORCE_ALC_ENABLE                     (1 &lt;&lt; 7) </span><span class="comment">/* Force ALC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define FORCE_ALC_WORD(x)                    (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Force ALC Word&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">*       REG_TX_FORCE_VCO_TUNE_1</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define BYPASS_LOAD_DELAY                    (1 &lt;&lt; 7) </span><span class="comment">/* Bypass Load Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define FORCE_VCO_TUNE_ENABLE                (1 &lt;&lt; 1) </span><span class="comment">/* Force VCO Tune Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define FORCE_VCO_TUNE                       (1 &lt;&lt; 0) </span><span class="comment">/* Force VCO Tune */</span><span class="preprocessor"></span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define VCO_CAL_OFFSET(x)                    (((x) &amp; 0xF) &lt;&lt; 3) </span><span class="comment">/* VCO Cal Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">*       REG_TX_ALCVARACT_OR</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define INIT_ALC_VALUE(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Init ALC Value&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define VCO_VARACTOR(x)                      (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">*       REG_TX_VCO_OUTPUT</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define PORB_VCO_LOGIC                       (1 &lt;&lt; 6) </span><span class="comment">/* PORb VCO Logic */</span><span class="preprocessor"></span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define VCO_OUTPUT_LEVEL(x)                  (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Output Level&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">*       REG_TX_CP_CURRENT</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define TX_CP_CURRENT_DFLT                   (1 &lt;&lt; 7) </span><span class="comment">/* Set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define VTUNE_FORCE                          (1 &lt;&lt; 6) </span><span class="comment">/* Vtune Force */</span><span class="preprocessor"></span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define CHARGE_PUMP_CURRENT(x)               (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Charge Pump Current&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">*       REG_TX_CP_OFFSET</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define SYNTH_RECAL                          (1 &lt;&lt; 7) </span><span class="comment">/* Synth Re-Cal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define CHARGE_PUMP_OFFSET(x)                (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Charge Pump Offset&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">*       REG_TX_CP_CONFIG</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define HALF_VCO_CAL_CLK                     (1 &lt;&lt; 7) </span><span class="comment">/* Half Vco Cal Clk */</span><span class="preprocessor"></span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define DITHER_MODE                          (1 &lt;&lt; 6) </span><span class="comment">/* Dither Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define CP_OFFSET_OFF                        (1 &lt;&lt; 4) </span><span class="comment">/* Cp Offset Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define F_CPCAL                              (1 &lt;&lt; 3) </span><span class="comment">/* F Cpcal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define CP_CAL_ENABLE                        (1 &lt;&lt; 2) </span><span class="comment">/* Cp Cal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define CP_TEST(x)                           (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Cp Test &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">*       REG_TX_LOOP_FILTER_1</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C2(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Loop Filter C2&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C1(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter C1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">*       REG_TX_LOOP_FILTER_2</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define LOOP_FILTER_R1(x)                    (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Loop Filter R1&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define LOOP_FILTER_C3(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter C3&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">*       REG_TX_LOOP_FILTER_3</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_R3                (1 &lt;&lt; 7) </span><span class="comment">/* Loop Filter Bypass R3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_R1                (1 &lt;&lt; 6) </span><span class="comment">/* Loop Filter Bypass R1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_C2                (1 &lt;&lt; 5) </span><span class="comment">/* Loop Filter Bypass C2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define LOOP_FILTER_BYPASS_C1                (1 &lt;&lt; 4) </span><span class="comment">/* Loop Filter Bypass C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define LOOP_FILTER_R3(x)                    (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Loop Filter R3&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">*       REG_TX_DITHERCP_CAL</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define NUMBER_SDM_DITHER_BITS(x)            (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Number SDM Dither Bits&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define FORCED_CP_CAL_WORD(x)                (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Forced CP Cal Word&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">*       REG_TX_VCO_BIAS_1</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define MUST_BE_ZEROS(x)                     (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Must be zeros */</span><span class="preprocessor"></span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define VCO_BIAS_TCF(x)                      (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* VCO Bias Tcf&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define VCO_BIAS_REF(x)                      (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* VCO Bias Ref&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">*       REG_TX_VCO_BIAS_2</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define VCO_BYPASS_BIAS_DAC_R                (1 &lt;&lt; 7) </span><span class="comment">/* VCO Bypass Bias DAC R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define VCO_COMP_BYPASS_BIAS_R               (1 &lt;&lt; 4) </span><span class="comment">/* VCO Comp Bypass Bias R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define BYPASS_PRESCALE_R                    (1 &lt;&lt; 3) </span><span class="comment">/* Bypass Prescale R */</span><span class="preprocessor"></span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define LAST_ALC_ENABLE                      (1 &lt;&lt; 2) </span><span class="comment">/* Last ALC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define PRESCALE_BIAS(x)                     (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Prescale Bias &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">*       REG_TX_CAL_STATUS</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define CP_CAL_VALID                         (1 &lt;&lt; 7) </span><span class="comment">/* CP Cal Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define COMP_OUT                             (1 &lt;&lt; 6) </span><span class="comment">/* Comp Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define CP_CAL_DONE                          (1 &lt;&lt; 5) </span><span class="comment">/* CP Cal Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define VCO_CAL_BUSY                         (1 &lt;&lt; 4) </span><span class="comment">/* VCO Cal Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define CP_CAL_WORD(x)                       (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* CP Cal Word&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">*       REG_TX_VCO_CAL_REF</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define VCO_CAL_REF_MONITOR                  (1 &lt;&lt; 3) </span><span class="comment">/* VCO Cal Ref Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define VCO_CAL_REF_TCF(x)                   (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* VCO Cal Ref Tcf&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">*       REG_TX_VCO_PD_OVERRIDES</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define POWER_DOWN_VARACTOR_REF              (1 &lt;&lt; 3) </span><span class="comment">/* Power Down Varactor Ref */</span><span class="preprocessor"></span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define POWER_DOWN_VARACT_REF_TCF            (1 &lt;&lt; 2) </span><span class="comment">/* Power Down Varact Ref Tcf */</span><span class="preprocessor"></span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define POWER_DOWN_CAL_TCF                   (1 &lt;&lt; 1) </span><span class="comment">/* Power Down Cal Tcf */</span><span class="preprocessor"></span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define POWER_DOWN_VCO_BUFFFER               (1 &lt;&lt; 0) </span><span class="comment">/* Power Down VCO Bufffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">* REG_TX_CP_OVERRANGE_VCO_LOCK</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define CP_OVRG_HIGH                         (1 &lt;&lt; 7) </span><span class="comment">/* CP Ovrg High */</span><span class="preprocessor"></span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define CP_OVRG_LOW                          (1 &lt;&lt; 6) </span><span class="comment">/* CP Ovrg Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define VCO_LOCK                                     (1 &lt;&lt; 1) </span><span class="comment">/* Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">*       REG_TX_VCO_LDO</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define VCO_LDO_BYPASS                       (1 &lt;&lt; 7) </span><span class="comment">/* VCO LDO Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define VCO_LDO_INRUSH(x)                    (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* VCO LDO Inrush&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define VCO_LDO_VOUT_SEL(x)                  (((x) &amp; 0x7) &lt;&lt; 2) </span><span class="comment">/* VCO LDO Vout Sel&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define VCO_LDO_VDROP_SEL(x)                 (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* VCO LDO Vdrop Sel&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">*       REG_TX_VCO_CAL</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define VCO_CAL_EN                           (1 &lt;&lt; 7) </span><span class="comment">/* VCO Cal En */</span><span class="preprocessor"></span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define VCO_CAL_ALC_WAIT(x)                  (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* VCO Cal ALC Wait&lt;2:0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define VCO_CAL_COUNT(x)                             (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* VCO Cal Count&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define FB_CLOCK_ADV(x)                      (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* FB Clock Adv&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">*       REG_TX_LOCK_DETECT_CONFIG</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define LOCK_DETECT_COUNT(x)                 (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Lock Detect Count&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define LOCK_DETECT_MODE(x)                  (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Lock Detect Mode&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">*       REG_TX_CP_LEVEL_DETECT</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define CP_LEVEL_DETECT_POWER_DOWN           (1 &lt;&lt; 6) </span><span class="comment">/* CP Level Detect Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define CP_LEVEL_DETECT_THRESH_LOW(x)        (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* CP Level Detect Threshold Low&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define CP_LEVEL_DETECT_THRESH_HIGH(x)       (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* CP Level Detect Threshold High&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">*       REG_TX_DSM_SETUP_0</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define DSM_PROG(x)                          (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* DSM Prog&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">*       REG_TX_DSM_SETUP_1</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define SIF_CLOCK                            (1 &lt;&lt; 6) </span><span class="comment">/* SIF clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define SIF_RESET_BAR                        (1 &lt;&lt; 5) </span><span class="comment">/* SIF Reset Bar */</span><span class="preprocessor"></span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define SIF_ADDR(x)                          (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* SIF Addr&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">*       REG_TX_CORRECTION_WORD0</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define UPDATE_FREQ_WORD                                (1 &lt;&lt; 7) </span><span class="comment">/* Update Freq Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define READ_EFFECTIVE_TUNING_WORD              (1 &lt;&lt; 5) </span><span class="comment">/* Read Effective Tuning Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define FREQ_CORRECTION_WORD_MSB(x)             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Frequency Correction Word&lt;11:7&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">*       REG_TX_CORRECTION_WORD1</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define UPDATE_FREQ_WORD                                (1 &lt;&lt; 7) </span><span class="comment">/* Update Freq Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define FREQ_CORRECTION_WORD_LSB(x)             (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Frequency Correction Word&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">*       REG_TX_VCO_VARACTOR_CTRL_0</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_REFERENCE_TCF(x)        (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* VCO Varactor Reference Tcf&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_OFFSET(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor Offset&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">*       REG_TX_VCO_VARACTOR_CTRL_1</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define VCO_VARACTOR_REFERENCE(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* VCO Varactor Reference&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">*       REG_DCXO_COARSE_TUNE</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define DCXO_TUNE_COARSE(x)                  (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* DCXO Tune Coarse&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">*       REG_DCXO_FINE_TUNE_LOW</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define DCXO_TUNE_FINE_LOW(x)                (((x) &amp; 0x1F) &lt;&lt; 3) </span><span class="comment">/* DCXO Tune Fine&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">*       REG_DCXO_FINE_TUNE_HIGH</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define DCXO_TUNE_FINE_HIGH(x)               ((x) &gt;&gt; 5) </span><span class="comment">/* DCXO Tune Fine&lt;12:5&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">*       REG_DCXO_CONFIG</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define MUST_BE_ZERO                         (1 &lt;&lt; 7) </span><span class="comment">/* Must be zero */</span><span class="preprocessor"></span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define DCXO_RTAIL(x)                        (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* DCXO Rtail&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define DCXO_RD(x)                           (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* DCXO Rd&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">*       REG_DCXO_TEMPCO_ADDR</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define DCXO_TEMPCO_EN                       (1 &lt;&lt; 7) </span><span class="comment">/* DCXO Tempco En */</span><span class="preprocessor"></span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define DCXO_TEMPCO_CLK                      (1 &lt;&lt; 6) </span><span class="comment">/* DCXO Tempco Clk */</span><span class="preprocessor"></span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define DCXO_TEMPERATURE_COEF_ADDRESS(x)     (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* DCXO Temperature Coefficient Address&lt;5:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">*       REG_TX_FAST_LOCK_SETUP</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_LOAD_SYNTH              (1 &lt;&lt; 3) </span><span class="comment">/* Tx Fast Lock Load Synth */</span><span class="preprocessor"></span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_PROFILE_INIT            (1 &lt;&lt; 2) </span><span class="comment">/* Tx Fast Lock Profile Init */</span><span class="preprocessor"></span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_PROFILE_PIN_SELECT      (1 &lt;&lt; 1) </span><span class="comment">/* Tx Fast Lock Profile Pin Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_MODE_ENABLE                     (1 &lt;&lt; 0) </span><span class="comment">/* Tx Fast Lock Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_PROFILE(x)              (((x) &amp; 0x7) &lt;&lt; 5) </span><span class="comment">/* Tx Fast Lock Profile&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">*       REG_TX_FAST_LOCK_PROGRAM_CTRL</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_PROGRAM_WRITE           (1 &lt;&lt; 1) </span><span class="comment">/* Tx Fast Lock Program Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define TX_FAST_LOCK_PROGRAM_CLOCK_ENABLE     (1 &lt;&lt; 0) </span><span class="comment">/* Tx Fast Lock Program Clock Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">*       REG_TX_LO_GEN_POWER_MODE</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define TX_LO_GEN_POWER_MODE(x)              (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Power Mode&lt;3:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">*       REG_BANDGAP_CONFIG0</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define POWER_DOWN_BANDGAP_REF               (1 &lt;&lt; 7) </span><span class="comment">/* Power Down Bandgap Ref */</span><span class="preprocessor"></span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define MASTER_BIAS_FILTER_BYPASS            (1 &lt;&lt; 6) </span><span class="comment">/* Master Bias Filter Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define MASTER_BIAS_REF_SEL                  (1 &lt;&lt; 5) </span><span class="comment">/* Master Bias Ref Sel */</span><span class="preprocessor"></span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define MASTER_BIAS_TRIM(x)                  (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Master Bias Trim&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">*       REG_BANDGAP_CONFIG1</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define VCO_LDO_FILTER_BYPASS                (1 &lt;&lt; 7) </span><span class="comment">/* VCO LDO Filter Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define VCO_LDO_REF_SEL                      (1 &lt;&lt; 6) </span><span class="comment">/* VCO LDO Ref Sel */</span><span class="preprocessor"></span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define BANDGAP_REF_RESET                    (1 &lt;&lt; 5) </span><span class="comment">/* Bandgap Ref Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define BANDGAP_TEMP_TRIM(x)                 (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Bandgap Temp Trim&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">*       REG_REF_DIVIDE_CONFIG_1</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define REF_DIVIDE_CONFIG_1_DFLT                     (1 &lt;&lt; 2) </span><span class="comment">/* Set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define RX_REF_RESET_BAR                             (1 &lt;&lt; 1) </span><span class="comment">/* Rx Ref Reset Bar */</span><span class="preprocessor"></span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define RX_REF_DIVIDER_MSB                   (1 &lt;&lt; 0) </span><span class="comment">/* Rx Ref Divider&lt;1&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">*       REG_REF_DIVIDE_CONFIG_2</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define RX_REF_DIVIDER_LSB                   (1 &lt;&lt; 7) </span><span class="comment">/* Rx Ref Divider&lt; 0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define TX_REF_RESET_BAR                             (1 &lt;&lt; 4) </span><span class="comment">/* Tx Ref Reset Bar */</span><span class="preprocessor"></span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define RX_REF_DOUBLER_FB_DELAY(x)           (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Rx Ref Doubler FB Delay&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define TX_REF_DIVIDER(x)                    (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Tx Ref Divider&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define TX_REF_DOUBLER_FB_DELAY(x)           (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Tx Ref Doubler FB Delay&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">*       REG_GAIN_RX1,2</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define FULL_TABLE_GAIN_INDEX(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* Full Table Gain Index Rx1/LMT Gain Rx1&lt;6:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">*       REG_LPF_GAIN_RX1,2</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define LPF_GAIN_RX(x)                       (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* LPF gain Rx1&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">*       REG_DIG_GAIN_RX1,2</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define DIGITAL_GAIN_RX(x)                   (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Digital gain Rx1&lt;4:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">*       REG_FAST_ATTACK_STATE</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define FAST_ATTACK_STATE_RX2(x)                     (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* Fast Attack State Rx2&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define FAST_ATTACK_STATE_RX1(x)                     (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Fast Attack State Rx1&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define FAST_ATK_MASK                        0x7</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define RX1_FAST_ATK_SHIFT                   0</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define RX2_FAST_ATK_SHIFT                   4</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define FAST_ATK_RESET                       0</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define FAST_ATK_PEAK_DETECT                 1</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define FAST_ATK_PWR_MEASURE                 2</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define FAST_ATK_FINAL_SETTELING                     3</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define FAST_ATK_FINAL_OVER                  4</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define FAST_ATK_GAIN_LOCKED                 5</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">*       REG_SLOW_LOOP_STATE</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define SLOW_LOOP_STATE_RX2(x)               (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* Slow Loop State Rx2&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define SLOW_LOOP_STATE_RX1(x)               (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Slow Loop State Rx1&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">*       REG_OVRG_SIGS_RX1,2</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define GAIN_LOCK_1                          (1 &lt;&lt; 6) </span><span class="comment">/* Gain Lock 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define LOW_POWER_1                          (1 &lt;&lt; 5) </span><span class="comment">/* Low Power 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define LARGE_LMT_OL                         (1 &lt;&lt; 4) </span><span class="comment">/* Large LMT OL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define SMALL_LMT_OL                         (1 &lt;&lt; 3) </span><span class="comment">/* Small LMT OL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define LARGE_ADC_OL                         (1 &lt;&lt; 2) </span><span class="comment">/* Large ADC OL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define SMALL_ADC_OL                         (1 &lt;&lt; 1) </span><span class="comment">/* Small ADC OL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define DIG_SAT                              (1 &lt;&lt; 0) </span><span class="comment">/* Dig Sat */</span><span class="preprocessor"></span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">*       REG_CTRL</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define CTRL_ENABLE                          (1 &lt;&lt; 0) </span><span class="comment">/* Set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">*       REG_BIST_CONFIG</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define TONE_PRBS                            (1 &lt;&lt; 1) </span><span class="comment">/* Tone/ PRBS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define BIST_ENABLE                          (1 &lt;&lt; 0) </span><span class="comment">/* BIST Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define TONE_FREQ(x)                         (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Tone Frequency&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define TONE_LEVEL(x)                        (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Tone Level&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define BIST_CTRL_POINT(x)                   (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* BIST Control Point &lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">*       REG_OBSERVE_CONFIG</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define DATA_PORT_SP_HD_LOOP_TEST_OE         (1 &lt;&lt; 7) </span><span class="comment">/* Data Port SP, HD Loop Test OE */</span><span class="preprocessor"></span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define RX_MASK                              (1 &lt;&lt; 6) </span><span class="comment">/* Rx Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define CHANNEL                              (1 &lt;&lt; 5) </span><span class="comment">/* Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define DATA_PORT_LOOP_TEST_ENABLE           (1 &lt;&lt; 0) </span><span class="comment">/* Data Port Loop Test Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define OBSERVATION_POINT(x)                 (((x) &amp; 0xF) &lt;&lt; 1) </span><span class="comment">/* Observation Point&lt;2:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">*       REG_BIST_AND_DATA_PORT_TEST_CONFIG</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define BIST_MASK_CHANNEL_2_Q_DATA           (1 &lt;&lt; 5) </span><span class="comment">/* BIST Mask Channel 2 Q data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define BIST_MASK_CHANNEL_2_I_DATA           (1 &lt;&lt; 4) </span><span class="comment">/* BIST Mask Channel 2 I data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define BIST_MASK_CHANNEL_1_Q_DATA           (1 &lt;&lt; 3) </span><span class="comment">/* BIST Mask Channel 1 Q data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define BIST_MASK_CHANNEL_1_I_DATA           (1 &lt;&lt; 2) </span><span class="comment">/* BIST Mask Channel 1 I data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define DATA_PORT_HILOW                      (1 &lt;&lt; 1) </span><span class="comment">/* Data Port Hi/Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define USE_DATA_PORT                        (1 &lt;&lt; 0) </span><span class="comment">/* Use Data Port */</span><span class="preprocessor"></span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define TEMP_SENSE_VBE_TEST(x)               (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Temp Sense Vbe Test&lt;1:0&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">*       REG_DAC_TEST_2</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define DAC_TEST_ENABLE                      (1 &lt;&lt; 7) </span><span class="comment">/* DAC Test Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define DAC_TEST_WORD(x)                     (((x) &amp; 0x7F) &lt;&lt; 0) </span><span class="comment">/* DAC test Word &lt;22:16&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">*       SPI Comm Helpers</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define AD_READ         (0 &lt;&lt; 15)</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define AD_WRITE                (1 &lt;&lt; 15)</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define AD_CNT(x)       ((((x) - 1) &amp; 0x7) &lt;&lt; 12)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define AD_ADDR(x)      ((x) &amp; 0x3FF)</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">*       AD9361 Limits</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define RSSI_MULTIPLIER                 100</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define RSSI_RESOLUTION                 ((int) (0.25 * RSSI_MULTIPLIER))</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define RSSI_MAX_WEIGHT                 255</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define MAX_LMT_INDEX                   40</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define MAX_LPF_GAIN                    24</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define MAX_DIG_GAIN                    31</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define MAX_BBPLL_FREF                  70000000UL </span><span class="comment">/* 70 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define MIN_BBPLL_FREQ                  715000000UL </span><span class="comment">/* 715 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define MAX_BBPLL_FREQ                  1430000000UL </span><span class="comment">/* 1430 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define MAX_BBPLL_DIV                   64</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define MIN_BBPLL_DIV                   2</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment"> * The ADC minimum and maximum operating output data rates</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment"> * are 25MHz and 640MHz respectively.</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"> * For more information see here: https://ez.analog.com/docs/DOC-12763</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define MIN_ADC_CLK                     25000000UL </span><span class="comment">/* 25 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">//#define MIN_ADC_CLK                   (MIN_BBPLL_FREQ / MAX_BBPLL_DIV) /* 11.17MHz */</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define MAX_ADC_CLK                     640000000UL </span><span class="comment">/* 640 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define MAX_DAC_CLK                     (MAX_ADC_CLK / 2)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define MAX_MBYTE_SPI                   8</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define RFPLL_MODULUS                   8388593UL</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define BBPLL_MODULUS                   2088960UL</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define MAX_SYNTH_FREF                  80000000UL </span><span class="comment">/* 80 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define MIN_SYNTH_FREF                  10000000UL </span><span class="comment">/* 10 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define MIN_VCO_FREQ_HZ                 6000000000ULL</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define MAX_CARRIER_FREQ_HZ             6000000000ULL</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define MIN_CARRIER_FREQ_HZ             70000000ULL</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define AD9363A_MAX_CARRIER_FREQ_HZ     3800000000ULL</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define AD9363A_MIN_CARRIER_FREQ_HZ     325000000ULL</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">*       Driver</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="keyword">enum</span> rx_gain_table_type {</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;        RXGAIN_FULL_TBL,</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;        RXGAIN_SPLIT_TBL,</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;};</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="keyword">enum</span> rx_gain_table_name {</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;        TBL_200_1300_MHZ,</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;        TBL_1300_4000_MHZ,</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;        TBL_4000_6000_MHZ,</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;        RXGAIN_TBLS_END,</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;};</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="keyword">enum</span> fir_dest {</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;        FIR_TX1 = 0x01,</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;        FIR_TX2 = 0x02,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;        FIR_TX1_TX2 = 0x03,</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;        FIR_RX1 = 0x81,</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;        FIR_RX2 = 0x82,</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;        FIR_RX1_RX2 = 0x83,</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;        FIR_IS_RX = 0x80,</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;};</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="structrf__gain__ctrl.html"> 2877</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrf__gain__ctrl.html">rf_gain_ctrl</a> {</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;        uint32_t ant;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;        uint8_t mode;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;};</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="keyword">enum</span> rf_gain_ctrl_mode {</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;        RF_GAIN_MGC,</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;        RF_GAIN_FASTATTACK_AGC,</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;        RF_GAIN_SLOWATTACK_AGC,</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;        RF_GAIN_HYBRID_AGC</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;};</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="keyword">enum</span> f_agc_target_gain_index_type {</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;        MAX_GAIN,</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;        SET_GAIN,</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;        OPTIMIZED_GAIN,</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;        NO_GAIN_CHANGE,</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;};</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="structgain__control.html"> 2896</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structgain__control.html">gain_control</a> {</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;        <span class="keyword">enum</span> rf_gain_ctrl_mode rx1_mode;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;        <span class="keyword">enum</span> rf_gain_ctrl_mode rx2_mode;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;        <span class="comment">/* Common */</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;        uint8_t adc_ovr_sample_size; <span class="comment">/* 1..8 Sum x samples, AGC_CONFIG_3 */</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        uint8_t adc_small_overload_thresh; <span class="comment">/* 0..255, 0x105 */</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;        uint8_t adc_large_overload_thresh; <span class="comment">/* 0..255, 0x104 */</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;        uint16_t lmt_overload_high_thresh; <span class="comment">/* 16..800 mV, 0x107 */</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;        uint16_t lmt_overload_low_thresh; <span class="comment">/* 16..800 mV, 0x108 */</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        uint16_t dec_pow_measuremnt_duration; <span class="comment">/* Samples, 0x15C */</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;        uint8_t low_power_thresh; <span class="comment">/* -64..0 dBFS, 0x114 */</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;        <span class="keywordtype">bool</span> dig_gain_en; <span class="comment">/* should be turned off, since ADI GT doesn&#39;t use dig gain */</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;        uint8_t max_dig_gain; <span class="comment">/* 0..31 */</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;        <span class="comment">/* MGC */</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;        <span class="keywordtype">bool</span> mgc_rx1_ctrl_inp_en; <span class="comment">/* Enables Pin control on RX1 default SPI ctrl */</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;        <span class="keywordtype">bool</span> mgc_rx2_ctrl_inp_en; <span class="comment">/* Enables Pin control on RX2 default SPI ctrl */</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;        uint8_t mgc_inc_gain_step; <span class="comment">/* 1..8 */</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;        uint8_t mgc_dec_gain_step; <span class="comment">/* 1..8 */</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;        uint8_t mgc_split_table_ctrl_inp_gain_mode; <span class="comment">/* 0=AGC determine this, 1=only in LPF, 2=only in LMT */</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;        <span class="comment">/* AGC */</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;        uint8_t agc_attack_delay_extra_margin_us; <span class="comment">/* 0..31 us */</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;        uint8_t agc_outer_thresh_high;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;        uint8_t agc_outer_thresh_high_dec_steps;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;        uint8_t agc_inner_thresh_high;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;        uint8_t agc_inner_thresh_high_dec_steps;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;        uint8_t agc_inner_thresh_low;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;        uint8_t agc_inner_thresh_low_inc_steps;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;        uint8_t agc_outer_thresh_low;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;        uint8_t agc_outer_thresh_low_inc_steps;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;        uint8_t adc_small_overload_exceed_counter; <span class="comment">/* 0..15, 0x122 */</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;        uint8_t adc_large_overload_exceed_counter; <span class="comment">/* 0..15, 0x122 */</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;        uint8_t adc_large_overload_inc_steps; <span class="comment">/* 0..15, 0x106 */</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;        <span class="keywordtype">bool</span> adc_lmt_small_overload_prevent_gain_inc; <span class="comment">/* 0x120 */</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;        uint8_t lmt_overload_large_exceed_counter; <span class="comment">/* 0..15, 0x121 */</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;        uint8_t lmt_overload_small_exceed_counter; <span class="comment">/* 0..15, 0x121 */</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;        uint8_t lmt_overload_large_inc_steps; <span class="comment">/* 0..7, 0x121 */</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;        uint8_t dig_saturation_exceed_counter; <span class="comment">/* 0..15, 0x128 */</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;        uint8_t dig_gain_step_size; <span class="comment">/* 1..8, 0x100 */</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;        <span class="keywordtype">bool</span> sync_for_gain_counter_en; <span class="comment">/* 0x128:4 !Hybrid */</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;        uint32_t gain_update_interval_us; <span class="comment">/* in us */</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;        <span class="keywordtype">bool</span> immed_gain_change_if_large_adc_overload; <span class="comment">/* 0x123:3 */</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;        <span class="keywordtype">bool</span> immed_gain_change_if_large_lmt_overload; <span class="comment">/* 0x123:7 */</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">        * Fast AGC</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;        uint32_t f_agc_dec_pow_measuremnt_duration;  <span class="comment">/* Samples, 0x15C */</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;        uint32_t f_agc_state_wait_time_ns; <span class="comment">/* 0x117 0..31 RX samples -&gt; time_ns */</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;        <span class="comment">/* Fast AGC - Low Power */</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;        <span class="keywordtype">bool</span> f_agc_allow_agc_gain_increase; <span class="comment">/* 0x110:1 */</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;        uint8_t f_agc_lp_thresh_increment_time; <span class="comment">/* 0x11B RX samples */</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;        uint8_t f_agc_lp_thresh_increment_steps; <span class="comment">/* 0x117 1..8 */</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;        <span class="comment">/* Fast AGC - Lock Level */</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;        uint8_t f_agc_lock_level; <span class="comment">/* NOT USED: 0x101 0..-127 dBFS same as agc_inner_thresh_high */</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;        <span class="keywordtype">bool</span> f_agc_lock_level_lmt_gain_increase_en; <span class="comment">/* 0x111:6 */</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;        uint8_t f_agc_lock_level_gain_increase_upper_limit; <span class="comment">/* 0x118 0..63 */</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;        <span class="comment">/* Fast AGC - Peak Detectors and Final Settling */</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;        uint8_t f_agc_lpf_final_settling_steps; <span class="comment">/* 0x112:6 0..3 (Post Lock Level Step)*/</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;        uint8_t f_agc_lmt_final_settling_steps; <span class="comment">/* 0x113:6 0..3 (Post Lock Level Step)*/</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;        uint8_t f_agc_final_overrange_count; <span class="comment">/* 0x116:5 0..7 */</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;        <span class="comment">/* Fast AGC - Final Power Test */</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;        <span class="keywordtype">bool</span> f_agc_gain_increase_after_gain_lock_en; <span class="comment">/* 0x110:7  */</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;        <span class="comment">/* Fast AGC - Unlocking the Gain */</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;        <span class="comment">/* 0 = MAX Gain, 1 = Set Gain, 2 = Optimized Gain */</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;        <span class="keyword">enum</span> f_agc_target_gain_index_type f_agc_gain_index_type_after_exit_rx_mode; <span class="comment">/* 0x110:[4,2]  */</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;        <span class="keywordtype">bool</span> f_agc_use_last_lock_level_for_set_gain_en; <span class="comment">/* 0x111:7 */</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;        uint8_t f_agc_optimized_gain_offset;    <span class="comment">/*0x116 0..15 steps */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_stronger_sig_thresh_exceeded_en; <span class="comment">/* 0x110:~6 */</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;        uint8_t f_agc_rst_gla_stronger_sig_thresh_above_ll;     <span class="comment">/*0x113 0..63 dbFS */</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_engergy_lost_sig_thresh_exceeded_en; <span class="comment">/* 0x110:6 */</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_engergy_lost_goto_optim_gain_en; <span class="comment">/* 0x110:6 */</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;        uint8_t f_agc_rst_gla_engergy_lost_sig_thresh_below_ll; <span class="comment">/* 0x112:6 */</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;        uint8_t f_agc_energy_lost_stronger_sig_gain_lock_exit_cnt; <span class="comment">/* 0x119 0..63 RX samples */</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_large_adc_overload_en; <span class="comment">/*0x110:~1 and 0x114:~7 */</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_large_lmt_overload_en; <span class="comment">/*0x110:~1 */</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;        <span class="keywordtype">bool</span> f_agc_rst_gla_en_agc_pulled_high_en;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;        <span class="comment">/* 0 = Max Gain, 1 = Set Gain, 2 = Optimized Gain, 3 = No Gain Change */</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;        <span class="keyword">enum</span> f_agc_target_gain_index_type f_agc_rst_gla_if_en_agc_pulled_high_mode; <span class="comment">/* 0x0FB, 0x111 */</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;        uint8_t f_agc_power_measurement_duration_in_state5; <span class="comment">/* 0x109, 0x10a RX samples 0..524288*/</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;};</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="structauxdac__control.html"> 2992</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structauxdac__control.html">auxdac_control</a> {</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;        uint16_t dac1_default_value;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;        uint16_t dac2_default_value;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;        <span class="keywordtype">bool</span> auxdac_manual_mode_en;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;        <span class="keywordtype">bool</span> dac1_in_rx_en;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;        <span class="keywordtype">bool</span> dac1_in_tx_en;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;        <span class="keywordtype">bool</span> dac1_in_alert_en;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;        <span class="keywordtype">bool</span> dac2_in_rx_en;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;        <span class="keywordtype">bool</span> dac2_in_tx_en;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;        <span class="keywordtype">bool</span> dac2_in_alert_en;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;        uint8_t dac1_rx_delay_us;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;        uint8_t dac1_tx_delay_us;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;        uint8_t dac2_rx_delay_us;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;        uint8_t dac2_tx_delay_us;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;};</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="keyword">enum</span> rssi_restart_mode {</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        AGC_IN_FAST_ATTACK_MODE_LOCKS_THE_GAIN,</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;        EN_AGC_PIN_IS_PULLED_HIGH,</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;        ENTERS_RX_MODE,</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;        GAIN_CHANGE_OCCURS,</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;        SPI_WRITE_TO_REGISTER,</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;        GAIN_CHANGE_OCCURS_OR_EN_AGC_PIN_PULLED_HIGH,</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;};</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="structrssi__control.html"> 3021</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrssi__control.html">rssi_control</a> {</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;        <span class="keyword">enum</span> rssi_restart_mode restart_mode;</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;        <span class="keywordtype">bool</span> rssi_unit_is_rx_samples;   <span class="comment">/* default unit is time */</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;        uint32_t rssi_delay;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;        uint32_t rssi_wait;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;        uint32_t rssi_duration;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;};</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="structrx__gain__info.html"> 3029</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrx__gain__info.html">rx_gain_info</a> {</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;        <span class="keyword">enum</span> rx_gain_table_type tbl_type;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;        int32_t starting_gain_db;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;        int32_t max_gain_db;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;        int32_t gain_step_db;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;        int32_t max_idx;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;        int32_t idx_step_offset;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;};</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;</div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="structport__control.html"> 3038</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structport__control.html">port_control</a> {</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;        uint8_t                 pp_conf[3];</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;        uint8_t                 rx_clk_data_delay;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;        uint8_t                 tx_clk_data_delay;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;        uint8_t                 digital_io_ctrl;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;        uint8_t                 lvds_bias_ctrl;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;        uint8_t                 lvds_invert[2];</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;};</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="structctrl__outs__control.html"> 3047</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structctrl__outs__control.html">ctrl_outs_control</a> {</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;        uint8_t                 index;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;        uint8_t                 en_mask;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;};</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="structelna__control.html"> 3052</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structelna__control.html">elna_control</a> {</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;        uint16_t                        gain_mdB;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;        uint16_t                        bypass_loss_mdB;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;        uint32_t                        settling_delay_ns;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;        <span class="keywordtype">bool</span>                    elna_1_control_en; <span class="comment">/* GPO0 */</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;        <span class="keywordtype">bool</span>                    elna_2_control_en; <span class="comment">/* GPO1 */</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;        <span class="keywordtype">bool</span>                    elna_in_gaintable_all_index_en;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;};</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="structauxadc__control.html"> 3061</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structauxadc__control.html">auxadc_control</a> {</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;        int8_t                  offset;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;        uint32_t                        temp_time_inteval_ms;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;        uint32_t                        temp_sensor_decimation;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;        <span class="keywordtype">bool</span>                    periodic_temp_measuremnt;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;        uint32_t                        auxadc_clock_rate;</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;        uint32_t                        auxadc_decimation;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;};</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="structgpo__control.html"> 3070</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structgpo__control.html">gpo_control</a> {</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;        <span class="keywordtype">bool</span> gpo0_inactive_state_high_en;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;        <span class="keywordtype">bool</span> gpo1_inactive_state_high_en;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;        <span class="keywordtype">bool</span> gpo2_inactive_state_high_en;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;        <span class="keywordtype">bool</span> gpo3_inactive_state_high_en;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;        <span class="keywordtype">bool</span> gpo0_slave_rx_en;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;        <span class="keywordtype">bool</span> gpo0_slave_tx_en;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;        <span class="keywordtype">bool</span> gpo1_slave_rx_en;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;        <span class="keywordtype">bool</span> gpo1_slave_tx_en;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;        <span class="keywordtype">bool</span> gpo2_slave_rx_en;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;        <span class="keywordtype">bool</span> gpo2_slave_tx_en;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;        <span class="keywordtype">bool</span> gpo3_slave_rx_en;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;        <span class="keywordtype">bool</span> gpo3_slave_tx_en;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;        uint8_t gpo0_rx_delay_us;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;        uint8_t gpo0_tx_delay_us;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;        uint8_t gpo1_rx_delay_us;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;        uint8_t gpo1_tx_delay_us;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;        uint8_t gpo2_rx_delay_us;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;        uint8_t gpo2_tx_delay_us;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;        uint8_t gpo3_rx_delay_us;</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;        uint8_t gpo3_tx_delay_us;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;};</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="structtx__monitor__control.html"> 3093</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structtx__monitor__control.html">tx_monitor_control</a> {</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;        <span class="keywordtype">bool</span> tx_mon_track_en;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;        <span class="keywordtype">bool</span> one_shot_mode_en;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;        uint32_t low_high_gain_threshold_mdB;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;        uint8_t low_gain_dB;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;        uint8_t high_gain_dB;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;        uint16_t tx_mon_delay;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;        uint16_t tx_mon_duration;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;        uint8_t tx1_mon_front_end_gain;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;        uint8_t tx2_mon_front_end_gain;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;        uint8_t tx1_mon_lo_cm;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;        uint8_t tx2_mon_lo_cm;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;};</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="keyword">enum</span> ad9361_pdata_rx_freq {</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;        BBPLL_FREQ,</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;        ADC_FREQ,</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;        R2_FREQ,</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;        R1_FREQ,</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;        CLKRF_FREQ,</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;        RX_SAMPL_FREQ,</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;        NUM_RX_CLOCKS,</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;};</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="keyword">enum</span> ad9361_pdata_tx_freq {</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;        IGNORE,</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;        DAC_FREQ,</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;        T2_FREQ,</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;        T1_FREQ,</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;        CLKTF_FREQ,</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        TX_SAMPL_FREQ,</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;        NUM_TX_CLOCKS,</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;};</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="keyword">enum</span> ad9361_clkout {</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;        CLKOUT_DISABLE,</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;        BUFFERED_XTALN_DCXO,</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;        ADC_CLK_DIV_2,</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;        ADC_CLK_DIV_3,</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;        ADC_CLK_DIV_4,</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;        ADC_CLK_DIV_8,</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;        ADC_CLK_DIV_16,</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;};</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;</div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="structad9361__phy__platform__data.html"> 3137</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structad9361__phy__platform__data.html">ad9361_phy_platform_data</a> {</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;        <span class="keywordtype">bool</span>                    rx2tx2;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;        <span class="keywordtype">bool</span>                    fdd;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;        <span class="keywordtype">bool</span>                    fdd_independent_mode;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;        <span class="keywordtype">bool</span>                    split_gt;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;        <span class="keywordtype">bool</span>                    use_extclk;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;        <span class="keywordtype">bool</span>                    ensm_pin_pulse_mode;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;        <span class="keywordtype">bool</span>                    ensm_pin_ctrl;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;        <span class="keywordtype">bool</span>                    debug_mode;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;        <span class="keywordtype">bool</span>                    tdd_use_dual_synth;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;        <span class="keywordtype">bool</span>                    tdd_skip_vco_cal;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;        <span class="keywordtype">bool</span>                    use_ext_rx_lo;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;        <span class="keywordtype">bool</span>                    use_ext_tx_lo;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;        <span class="keywordtype">bool</span>                    rx1rx2_phase_inversion_en;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;        <span class="keywordtype">bool</span>                    qec_tracking_slow_mode_en;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;        uint8_t                 dc_offset_update_events;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;        uint8_t                 dc_offset_attenuation_high;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;        uint8_t                 dc_offset_attenuation_low;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;        uint8_t                 rf_dc_offset_count_high;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;        uint8_t                 rf_dc_offset_count_low;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;        uint8_t                 dig_interface_tune_skipmode;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;        uint8_t                 dig_interface_tune_fir_disable;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;        uint32_t                        dcxo_coarse;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;        uint32_t                        dcxo_fine;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;        uint32_t                        rf_rx_input_sel;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;        uint32_t                        rf_tx_output_sel;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;        uint32_t                rx1tx1_mode_use_rx_num;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;        uint32_t                rx1tx1_mode_use_tx_num;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;        uint32_t                rx_path_clks[NUM_RX_CLOCKS];</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;        uint32_t                tx_path_clks[NUM_TX_CLOCKS];</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;        uint32_t                trx_synth_max_fref;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;        uint64_t                        rx_synth_freq;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;        uint64_t                        tx_synth_freq;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;        uint32_t                        rf_rx_bandwidth_Hz;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;        uint32_t                        rf_tx_bandwidth_Hz;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;        int32_t                 tx_atten;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;        <span class="keywordtype">bool</span>                    update_tx_gain_via_alert;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;        uint32_t                        rx_fastlock_delay_ns;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;        uint32_t                        tx_fastlock_delay_ns;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;        <span class="keywordtype">bool</span>                    trx_fastlock_pinctrl_en[2];</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;        <span class="keyword">enum</span> ad9361_clkout      ad9361_clkout_mode;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        <span class="keyword">struct </span><a class="code" href="structgain__control.html">gain_control</a>     gain_ctrl;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrssi__control.html">rssi_control</a>     rssi_ctrl;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;        <span class="keyword">struct </span><a class="code" href="structport__control.html">port_control</a>     port_ctrl;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;        <span class="keyword">struct </span><a class="code" href="structctrl__outs__control.html">ctrl_outs_control</a>        ctrl_outs_ctrl;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;        <span class="keyword">struct </span><a class="code" href="structelna__control.html">elna_control</a>     elna_ctrl;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;        <span class="keyword">struct </span><a class="code" href="structauxadc__control.html">auxadc_control</a>   auxadc_ctrl;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;        <span class="keyword">struct </span><a class="code" href="structauxdac__control.html">auxdac_control</a>   auxdac_ctrl;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;        <span class="keyword">struct </span><a class="code" href="structgpo__control.html">gpo_control</a>      gpo_ctrl;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;        <span class="keyword">struct </span><a class="code" href="structtx__monitor__control.html">tx_monitor_control</a> txmon_ctrl;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;        int32_t                         gpio_resetb;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;        <span class="comment">/*  MCS SYNC */</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;        int32_t                         gpio_sync;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;        int32_t                         gpio_cal_sw1;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;        int32_t                         gpio_cal_sw2;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;};</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="structrf__rx__gain.html"> 3197</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrf__rx__gain.html">rf_rx_gain</a> {</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;        uint32_t ant;           <span class="comment">/* Antenna number to read gain */</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;        int32_t gain_db;                <span class="comment">/* gain value in dB */</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        uint32_t fgt_lmt_index; <span class="comment">/* Full Gain Table / LNA-MIXER-TIA gain index */</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;        uint32_t lmt_gain;              <span class="comment">/* LNA-MIXER-TIA gain in dB (Split GT mode only)*/</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;        uint32_t lpf_gain;              <span class="comment">/* Low pass filter gain in dB / index (Split GT mode only)*/</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;        uint32_t digital_gain;  <span class="comment">/* Digital gain in dB / index */</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;        <span class="comment">/* Debug only */</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;        uint32_t lna_index;             <span class="comment">/* LNA Index (Split GT mode only) */</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;        uint32_t tia_index;             <span class="comment">/* TIA Index (Split GT mode only) */</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;        uint32_t mixer_index;           <span class="comment">/* MIXER Index (Split GT mode only) */</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;};</div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="structrf__rssi.html"> 3210</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrf__rssi.html">rf_rssi</a> {</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;        uint32_t ant;           <span class="comment">/* Antenna number for which RSSI is reported */</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;        uint32_t symbol;                <span class="comment">/* Runtime RSSI */</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;        uint32_t preamble;              <span class="comment">/* Initial RSSI */</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;        int32_t multiplier;     <span class="comment">/* Multiplier to convert reported RSSI */</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;        uint8_t duration;               <span class="comment">/* Duration to be considered for measuring */</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;};</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="structSynthLUT.html"> 3218</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structSynthLUT.html">SynthLUT</a> {</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;        uint16_t VCO_MHz;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;        uint8_t VCO_Output_Level;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;        uint8_t VCO_Varactor;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;        uint8_t VCO_Bias_Ref;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;        uint8_t VCO_Bias_Tcf;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;        uint8_t VCO_Cal_Offset;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;        uint8_t VCO_Varactor_Reference;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        uint8_t Charge_Pump_Current;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        uint8_t LF_C2;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;        uint8_t LF_C1;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        uint8_t LF_R1;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;        uint8_t LF_C3;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        uint8_t LF_R3;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;};</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;        LUT_FTDD_40,</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;        LUT_FTDD_60,</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;        LUT_FTDD_80,</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;        LUT_FTDD_ENT,</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;};</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="keyword">enum</span> ad9361_clocks {</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;        BB_REFCLK,</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;        RX_REFCLK,</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;        TX_REFCLK,</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;        BBPLL_CLK,</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;        ADC_CLK,</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;        R2_CLK,</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;        R1_CLK,</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;        CLKRF_CLK,</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;        RX_SAMPL_CLK,</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;        DAC_CLK,</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;        T2_CLK,</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;        T1_CLK,</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;        CLKTF_CLK,</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;        TX_SAMPL_CLK,</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;        RX_RFPLL_INT,</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        TX_RFPLL_INT,</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;        RX_RFPLL_DUMMY,</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        TX_RFPLL_DUMMY,</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;        RX_RFPLL,</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;        TX_RFPLL,</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;        NUM_AD9361_CLKS,</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;        EXT_REF_CLK,</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;};</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="structad9361__debugfs__entry.html"> 3266</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structad9361__debugfs__entry.html">ad9361_debugfs_entry</a> {</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;        <span class="keyword">struct </span><a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">char</span> *propname;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;        <span class="keywordtype">void</span> *out_value;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;        uint32_t val;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;        uint8_t size;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;        uint8_t cmd;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;};</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="structad9361__fastlock__entry.html"> 3275</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structad9361__fastlock__entry.html">ad9361_fastlock_entry</a> {</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define FASTLOOK_INIT   1</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;        uint8_t flags;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;        uint8_t alc_orig;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;        uint8_t alc_written;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;};</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="structad9361__fastlock.html"> 3282</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structad9361__fastlock.html">ad9361_fastlock</a> {</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;        uint8_t save_profile;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;        uint8_t current_profile[2];</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;        <span class="keyword">struct </span><a class="code" href="structad9361__fastlock__entry.html">ad9361_fastlock_entry</a> entry[2][8];</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;};</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="keyword">enum</span> dig_tune_flags {</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;        BE_VERBOSE = 1,</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;        BE_MOREVERBOSE = 2,</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;        DO_IDELAY = 4,</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;        DO_ODELAY = 8,</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;        SKIP_STORE_RESULT = 16,</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;        RESTORE_DEFAULT = 32,</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;};</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="keyword">enum</span> ad9361_bist_mode {</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;        BIST_DISABLE,</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;        BIST_INJ_TX,</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;        BIST_INJ_RX,</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;};</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="keyword">enum</span> dev_id {</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;        ID_AD9361,</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;        ID_AD9364,</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;        ID_AD9363A</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;};</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="structad9361__rf__phy.html"> 3309</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> {</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;        <span class="keyword">enum</span> dev_id             dev_sel;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;        uint8_t                 id_no;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;        <span class="keyword">struct </span><a class="code" href="structspi__device.html">spi_device</a>       *spi;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;        <span class="keyword">struct </span><a class="code" href="structclk.html">clk</a>              *clk_refin;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;        <span class="keyword">struct </span><a class="code" href="structclk.html">clk</a>              *clks[NUM_AD9361_CLKS];</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrefclk__scale.html">refclk_scale</a> *ref_clk_scale[NUM_AD9361_CLKS];</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;        <span class="keyword">struct </span><a class="code" href="structclk__onecell__data.html">clk_onecell_data</a> clk_data;</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;        uint32_t (*ad9361_rfpll_ext_recalc_rate)(<span class="keyword">struct </span><a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv);</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;        int32_t (*ad9361_rfpll_ext_round_rate)(<span class="keyword">struct </span><a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate);</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;        int32_t (*ad9361_rfpll_ext_set_rate)(<span class="keyword">struct </span><a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate);</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;        <span class="keyword">struct </span><a class="code" href="structad9361__phy__platform__data.html">ad9361_phy_platform_data</a> *pdata;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;        uint8_t                         prev_ensm_state;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;        uint8_t                 curr_ensm_state;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;        uint8_t                 cached_rx_rfpll_div;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;        uint8_t                 cached_tx_rfpll_div;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrx__gain__info.html">rx_gain_info</a> rx_gain[RXGAIN_TBLS_END];</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;        <span class="keyword">enum</span> rx_gain_table_name current_table;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;        <span class="keywordtype">bool</span>                    ensm_pin_ctl_en;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;        <span class="keywordtype">bool</span>                    auto_cal_en;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;        uint64_t                        last_tx_quad_cal_freq;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;        uint32_t                        last_tx_quad_cal_phase;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;        uint64_t                current_tx_lo_freq;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;        uint64_t                current_rx_lo_freq;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;        <span class="keywordtype">bool</span>                    current_tx_use_tdd_table;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;        <span class="keywordtype">bool</span>                    current_rx_use_tdd_table;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;        uint32_t                flags;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;        uint32_t                cal_threshold_freq;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;        uint32_t                        current_rx_bw_Hz;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;        uint32_t                        current_tx_bw_Hz;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;        uint32_t                        rxbbf_div;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;        uint32_t                        rate_governor;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;        <span class="keywordtype">bool</span>                    bypass_rx_fir;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;        <span class="keywordtype">bool</span>                    bypass_tx_fir;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;        <span class="keywordtype">bool</span>                    rx_eq_2tx;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;        <span class="keywordtype">bool</span>                    filt_valid;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;        uint32_t                filt_rx_path_clks[NUM_RX_CLOCKS];</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;        uint32_t                filt_tx_path_clks[NUM_TX_CLOCKS];</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;        uint32_t                filt_rx_bw_Hz;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;        uint32_t                filt_tx_bw_Hz;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;        uint8_t                 tx_fir_int;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;        uint8_t                 tx_fir_ntaps;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;        uint8_t                 rx_fir_dec;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;        uint8_t                 rx_fir_ntaps;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;        uint8_t                 agc_mode[2];</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;        <span class="keywordtype">bool</span>                    rfdc_track_en;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;        <span class="keywordtype">bool</span>                    bbdc_track_en;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;        <span class="keywordtype">bool</span>                    quad_track_en;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;        <span class="keywordtype">bool</span>                    txmon_tdd_en;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;        uint16_t                        auxdac1_value;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;        uint16_t                        auxdac2_value;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;        uint32_t                        tx1_atten_cached;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;        uint32_t                        tx2_atten_cached;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;        <span class="keyword">struct </span><a class="code" href="structad9361__fastlock.html">ad9361_fastlock</a>  fastlock;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;        <span class="keyword">struct </span><a class="code" href="structaxiadc__converter.html">axiadc_converter</a> *adc_conv;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;        <span class="keyword">struct </span><a class="code" href="structaxiadc__state.html">axiadc_state</a>             *<a class="code" href="structadc__state.html">adc_state</a>;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;        int32_t                                 bist_loopback_mode;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        int32_t                                 bist_config;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;        <span class="keyword">enum</span> ad9361_bist_mode   bist_prbs_mode;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        <span class="keyword">enum</span> ad9361_bist_mode   bist_tone_mode;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;        uint32_t                                bist_tone_freq_Hz;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;        uint32_t                                bist_tone_level_dB;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;        uint32_t                                bist_tone_mask;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;        <span class="keywordtype">bool</span>                    bbpll_initialized;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;};</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="structrefclk__scale.html"> 3376</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrefclk__scale.html">refclk_scale</a> {</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;        <span class="keyword">struct </span><a class="code" href="structspi__device.html">spi_device</a>       *spi;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;        <span class="keyword">struct </span><a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a>    *phy;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;        uint32_t                        mult;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;        uint32_t                        div;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        <span class="keyword">enum</span> ad9361_clocks      source;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;        <span class="keyword">enum</span> ad9361_clocks      parent_source;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;};</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="keyword">enum</span> debugfs_cmd {</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;        DBGFS_NONE,</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;        DBGFS_INIT,</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;        DBGFS_LOOPBACK,</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;        DBGFS_BIST_PRBS,</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;        DBGFS_BIST_TONE,</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;        DBGFS_BIST_DT_ANALYSIS,</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;        DBGFS_RXGAIN_1,</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;        DBGFS_RXGAIN_2,</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;};</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae6effd0bdf2118a50419c532a48bd751">ad9361_spi_readm</a>(<span class="keyword">struct</span> <a class="code" href="structspi__device.html">spi_device</a> *spi, uint32_t reg,</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;        uint8_t *rbuf, uint32_t num);</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;int32_t <a class="code" href="ad9361_8h.html#adee3a30065bb5d3508183b3f198b9f14">ad9361_spi_read</a>(<span class="keyword">struct</span> <a class="code" href="structspi__device.html">spi_device</a> *spi, uint32_t reg);</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a2747c3d69d435a2b6216a6ef8925e5b3">ad9361_spi_write</a>(<span class="keyword">struct</span> <a class="code" href="structspi__device.html">spi_device</a> *spi,</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;        uint32_t reg, uint32_t val);</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a1788a881bf98986e9b3a412b55453335">ad9361_reset</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a9d05f57608bbf550268ca596ab717c06">register_clocks</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;int32_t <a class="code" href="ad9361_8h.html#aedf40ee1b355a2f4a611c0fe581436ea">ad9361_init_gain_tables</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ab8d07708ac33e09fa2cbd8ab7dd3bcbb">ad9361_setup</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a86cf9d6f025bdcd7d74052d53360061b">ad9361_post_setup</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae2a15af9f0d5bd04277f03e7b65e1ea1">ad9361_set_ensm_mode</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> fdd, <span class="keywordtype">bool</span> pinctrl);</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a64baa717d27925c1b43d03c81b2115f5">ad9361_ensm_set_state</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint8_t ensm_state,</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;        <span class="keywordtype">bool</span> pinctrl);</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a9cf77f6f0cd0b4e8ed0fae91d4ce92b4">ad9361_set_rx_gain</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;        uint32_t rx_id, <span class="keyword">struct</span> <a class="code" href="structrf__rx__gain.html">rf_rx_gain</a> *rx_gain);</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a796685b17d63c4f57d77ce10b23df848">ad9361_get_rx_gain</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;        uint32_t rx_id, <span class="keyword">struct</span> <a class="code" href="structrf__rx__gain.html">rf_rx_gain</a> *rx_gain);</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a94a5507f4cde3edde16efb3d07c6ab73">ad9361_update_rf_bandwidth</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;        uint32_t rf_rx_bw, uint32_t rf_tx_bw);</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a52b7b172ec2f63da47799e9e4ff835d3">ad9361_calculate_rf_clock_chain</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;        uint32_t tx_sample_rate,</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;        uint32_t rate_gov,</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;        uint32_t *rx_path_clks,</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;        uint32_t *tx_path_clks);</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;int32_t <a class="code" href="ad9361_8h.html#af0b923306ad6790db18aebb13eb275c8">ad9361_set_trx_clock_chain</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;        uint32_t *rx_path_clks,</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;        uint32_t *tx_path_clks);</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a88796004898892210396f37a0a5e3fea">ad9361_get_trx_clock_chain</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t *rx_path_clks,</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;        uint32_t *tx_path_clks);</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#ab70c6eca7e16dcbce8a2891472e00610">ad9361_to_clk</a>(uint64_t freq);</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;uint64_t <a class="code" href="ad9361_8h.html#a218be8b54425a497713a9669695bcc61">ad9361_from_clk</a>(uint32_t freq);</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a14daf9afd86fb757aa01eaf6d2af8970">ad9361_read_rssi</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keyword">struct</span> <a class="code" href="structrf__rssi.html">rf_rssi</a> *rssi);</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae3f32178b5fb0e9b234fb39509c1b012">ad9361_set_gain_ctrl_mode</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrf__gain__ctrl.html">rf_gain_ctrl</a> *gain_ctrl);</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;int32_t <a class="code" href="ad9361_8c.html#ac823e0d8d61a614f081b3c5c9294dc21">ad9361_load_fir_filter_coef</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;        <span class="keyword">enum</span> fir_dest dest, int32_t gain_dB,</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;        uint32_t ntaps, <span class="keywordtype">short</span> *coef);</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;int32_t <a class="code" href="ad9361_8h.html#af79ae4c588fac2a915e675cfa35673f7">ad9361_validate_enable_fir</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a1ef0cd732e4e1f525a2ce2eb5d0630e3">ad9361_set_tx_atten</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t atten_mdb,</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;        <span class="keywordtype">bool</span> tx1, <span class="keywordtype">bool</span> tx2, <span class="keywordtype">bool</span> immed);</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a874202e472a7b9414c5d09bb7ea0d404">ad9361_get_tx_atten</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t tx_num);</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#a99074f0ed108fbd85c86458431ddc1ad">ad9361_clk_factor_recalc_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv,</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ab48f20b12c1e511f31a1ebb7fd4016d3">ad9361_clk_factor_round_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;        uint32_t *prate);</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ad1f7f4990ea3f2110c1ade3dc771e9a7">ad9361_clk_factor_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#ab2ee72806d28bd177cdf16cdb685dfd5">ad9361_bbpll_recalc_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv,</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a2aa79643c919e0b6108ad7e7442e02c2">ad9361_bbpll_round_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;        uint32_t *prate);</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;int32_t <a class="code" href="ad9361_8h.html#aa04c8290bf5246bf26207c8a47ef2d26">ad9361_bbpll_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#a2364aa0b24b8ec6e925ff1583c504f91">ad9361_rfpll_int_recalc_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv,</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a5b7a4292fce07e35d164ce7e4411ac91">ad9361_rfpll_int_round_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;        uint32_t *prate);</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a626f60929912acc25429780e9c89afae">ad9361_rfpll_int_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate,</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;        uint32_t parent_rate);</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#a7204bdea816c09ea185005112d007106">ad9361_rfpll_dummy_recalc_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv);</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a1fe481fe319c4a824ce8b43d71dee153">ad9361_rfpll_dummy_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate);</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#a85079532123f1ce7902d455dc437507c">ad9361_rfpll_recalc_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv);</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;int32_t <a class="code" href="ad9361_8h.html#abf017d3e16a46bc6c0ba7bcb284de760">ad9361_rfpll_round_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate);</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a058b0c5a1ee54d7faf855b8d1716ff0b">ad9361_rfpll_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint32_t rate);</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ad14e1561cb39dbb135285df6c85363bd">ad9361_clk_mux_set_parent</a>(<span class="keyword">struct</span> <a class="code" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, uint8_t index);</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a0aba07b7f439df6f9da37b5d52e5dc66">ad9361_tracking_control</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> bbdc_track,</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;        <span class="keywordtype">bool</span> rfdc_track, <span class="keywordtype">bool</span> rxquad_track);</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae41064273d5d2b8e5506c22396ed2ffc">ad9361_bist_loopback</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, int32_t mode);</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ad9361_8h.html#aa71b1a503e3350a2cc3b176e6c778d5b">ad9361_get_bist_loopback</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, int32_t *mode);</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a3b8a4b9ac81800b398020add2eab7906">ad9361_bist_prbs</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keyword">enum</span> ad9361_bist_mode mode);</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ad9361_8h.html#a0883be0ef30154bf9470e15eaec9d896">ad9361_get_bist_prbs</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keyword">enum</span> ad9361_bist_mode *mode);</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;int32_t <a class="code" href="ad9361_8h.html#afdff5848744f35750d9d1d7f8821d0af">ad9361_bist_tone</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;                                                 <span class="keyword">enum</span> ad9361_bist_mode mode, uint32_t freq_Hz,</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;                                                 uint32_t level_dB, uint32_t mask);</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ad9361_8h.html#a8bfc69728a8b20442bac7bb3d1afc9c0">ad9361_get_bist_tone</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;                                                 <span class="keyword">enum</span> ad9361_bist_mode *mode, uint32_t *freq_Hz,</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;                                                 uint32_t *level_dB, uint32_t *mask);</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;int32_t <a class="code" href="ad9361_8h.html#af17b589bc5b4eb6257665a60505e3bfd">ad9361_rf_port_setup</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> is_out,</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;                                    uint32_t rx_inputs, uint32_t txb);</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a785e3f9f3e5cfa1d9dfa79c853b57d8d">ad9361_mcs</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, int32_t step);</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a4f4b93d642e976a773938d7b616bd972">ad9361_do_calib_run</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t cal, int32_t arg);</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;int32_t <a class="code" href="ad9361_8h.html#af8cad4cd03c30326e7d74c00293f38a3">ad9361_fastlock_store</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> tx, uint32_t profile);</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ad7abdc8bdce7c625ada817bd70a03572">ad9361_fastlock_recall</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> tx, uint32_t profile);</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a026516f098b1d8b167c31cc78098335f">ad9361_fastlock_load</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> tx,</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;        uint32_t profile, uint8_t *values);</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a9a0a40c92c3f8e4c6f2f75514696c4e8">ad9361_fastlock_save</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> tx,</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;        uint32_t profile, uint8_t *values);</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ad9361_8h.html#af6a1ed2eb9f5c3692945b53e57f289a1">ad9361_ensm_force_state</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint8_t ensm_state);</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ad9361_8h.html#aca0327c8de5c3ce8df0a45df326721e4">ad9361_ensm_restore_prev_state</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a5b3e01eecd053bc46ceb3b6f0a8a46e2">ad9361_set_trx_clock_chain_freq</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;        uint32_t freq);</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a747c2882b7eef0e3b32374b9c4a0dd5e">ad9361_find_opt</a>(uint8_t *field, uint32_t size, uint32_t *ret_start);</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a8470c5d87c88378877debec96221c63a">ad9361_hdl_loopback</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ad8a136112b1adb63e98063006c3ac178">ad9361_dig_interface_timing_analysis</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;        <span class="keywordtype">char</span> *buf, int32_t buflen);</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a312c862516d410f349d6ea2bc4255f12">ad9361_dig_tune</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t max_freq,</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;                                                <span class="keyword">enum</span> dig_tune_flags flags);</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae269104c0da8e513553a814861293caf">ad9361_en_dis_tx</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t tx_if, uint32_t enable);</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ae9c70620220d3a186d90bf24e37edd34">ad9361_en_dis_rx</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t rx_if, uint32_t enable);</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ac6849a0dcaf6ae24f4e74f910fbff1bb">ad9361_1rx1tx_channel_map</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, <span class="keywordtype">bool</span> tx, int32_t channel);</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a22ff6a0acb70a2b6ba0caf154a01255f">ad9361_rssi_gain_step_calib</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;int32_t <a class="code" href="ad9361_8h.html#ad4479aaadc309fbf9d194acbe5c6febd">ad9361_set_dcxo_tune</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy,</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;                uint32_t coarse, uint32_t fine);</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a72bf60a78ddc130a83e5a58f4ff5160a">ad9361_tx_mute</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t state);</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;uint32_t <a class="code" href="ad9361_8h.html#aa56a37a64846f52eb50fc01f3b391b6f">ad9361_validate_rf_bw</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, uint32_t bw);</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;int32_t <a class="code" href="ad9361_8h.html#a81e48784602d2fd73e32c98180d44a1e">ad9361_get_temp</a>(<span class="keyword">struct</span> <a class="code" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy);</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="ad9361_8h_html_ae2a15af9f0d5bd04277f03e7b65e1ea1"><div class="ttname"><a href="ad9361_8h.html#ae2a15af9f0d5bd04277f03e7b65e1ea1">ad9361_set_ensm_mode</a></div><div class="ttdeci">int32_t ad9361_set_ensm_mode(struct ad9361_rf_phy *phy, bool fdd, bool pinctrl)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04536">ad9361.c:4536</a></div></div>
<div class="ttc" id="structclk__onecell__data_html"><div class="ttname"><a href="structclk__onecell__data.html">clk_onecell_data</a></div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00084">common.h:84</a></div></div>
<div class="ttc" id="structrssi__control_html"><div class="ttname"><a href="structrssi__control.html">rssi_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03021">ad9361.h:3021</a></div></div>
<div class="ttc" id="ad9361_8h_html_a1ef0cd732e4e1f525a2ce2eb5d0630e3"><div class="ttname"><a href="ad9361_8h.html#a1ef0cd732e4e1f525a2ce2eb5d0630e3">ad9361_set_tx_atten</a></div><div class="ttdeci">int32_t ad9361_set_tx_atten(struct ad9361_rf_phy *phy, uint32_t atten_mdb, bool tx1, bool tx2, bool immed)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01359">ad9361.c:1359</a></div></div>
<div class="ttc" id="ad9361_8h_html_aa56a37a64846f52eb50fc01f3b391b6f"><div class="ttname"><a href="ad9361_8h.html#aa56a37a64846f52eb50fc01f3b391b6f">ad9361_validate_rf_bw</a></div><div class="ttdeci">uint32_t ad9361_validate_rf_bw(struct ad9361_rf_phy *phy, uint32_t bw)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00775">ad9361.c:775</a></div></div>
<div class="ttc" id="structad9361__debugfs__entry_html"><div class="ttname"><a href="structad9361__debugfs__entry.html">ad9361_debugfs_entry</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03266">ad9361.h:3266</a></div></div>
<div class="ttc" id="structrx__gain__info_html"><div class="ttname"><a href="structrx__gain__info.html">rx_gain_info</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03029">ad9361.h:3029</a></div></div>
<div class="ttc" id="ad9361_8h_html_a86cf9d6f025bdcd7d74052d53360061b"><div class="ttname"><a href="ad9361_8h.html#a86cf9d6f025bdcd7d74052d53360061b">ad9361_post_setup</a></div><div class="ttdeci">int32_t ad9361_post_setup(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361__conv_8c_source.html#l00508">ad9361_conv.c:508</a></div></div>
<div class="ttc" id="structrefclk__scale_html"><div class="ttname"><a href="structrefclk__scale.html">refclk_scale</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03376">ad9361.h:3376</a></div></div>
<div class="ttc" id="structctrl__outs__control_html"><div class="ttname"><a href="structctrl__outs__control.html">ctrl_outs_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03047">ad9361.h:3047</a></div></div>
<div class="ttc" id="ad9361_8h_html_ab2ee72806d28bd177cdf16cdb685dfd5"><div class="ttname"><a href="ad9361_8h.html#ab2ee72806d28bd177cdf16cdb685dfd5">ad9361_bbpll_recalc_rate</a></div><div class="ttdeci">uint32_t ad9361_bbpll_recalc_rate(struct refclk_scale *clk_priv, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06191">ad9361.c:6191</a></div></div>
<div class="ttc" id="ad9361_8h_html_a52b7b172ec2f63da47799e9e4ff835d3"><div class="ttname"><a href="ad9361_8h.html#a52b7b172ec2f63da47799e9e4ff835d3">ad9361_calculate_rf_clock_chain</a></div><div class="ttdeci">int32_t ad9361_calculate_rf_clock_chain(struct ad9361_rf_phy *phy, uint32_t tx_sample_rate, uint32_t rate_gov, uint32_t *rx_path_clks, uint32_t *tx_path_clks)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04395">ad9361.c:4395</a></div></div>
<div class="ttc" id="structauxdac__control_html"><div class="ttname"><a href="structauxdac__control.html">auxdac_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l02992">ad9361.h:2992</a></div></div>
<div class="ttc" id="ad9361_8h_html_a22ff6a0acb70a2b6ba0caf154a01255f"><div class="ttname"><a href="ad9361_8h.html#a22ff6a0acb70a2b6ba0caf154a01255f">ad9361_rssi_gain_step_calib</a></div><div class="ttdeci">int32_t ad9361_rssi_gain_step_calib(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l07024">ad9361.c:7024</a></div></div>
<div class="ttc" id="structadc__state_html"><div class="ttname"><a href="structadc__state.html">adc_state</a></div><div class="ttdef"><b>Definition:</b> <a href="adc__core_8h_source.html#l00146">adc_core.h:146</a></div></div>
<div class="ttc" id="ad9361_8h_html_a72bf60a78ddc130a83e5a58f4ff5160a"><div class="ttname"><a href="ad9361_8h.html#a72bf60a78ddc130a83e5a58f4ff5160a">ad9361_tx_mute</a></div><div class="ttdeci">int32_t ad9361_tx_mute(struct ad9361_rf_phy *phy, uint32_t state)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01423">ad9361.c:1423</a></div></div>
<div class="ttc" id="ad9361_8h_html_a1fe481fe319c4a824ce8b43d71dee153"><div class="ttname"><a href="ad9361_8h.html#a1fe481fe319c4a824ce8b43d71dee153">ad9361_rfpll_dummy_set_rate</a></div><div class="ttdeci">int32_t ad9361_rfpll_dummy_set_rate(struct refclk_scale *clk_priv, uint32_t rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06605">ad9361.c:6605</a></div></div>
<div class="ttc" id="ad9361_8h_html_ab48f20b12c1e511f31a1ebb7fd4016d3"><div class="ttname"><a href="ad9361_8h.html#ab48f20b12c1e511f31a1ebb7fd4016d3">ad9361_clk_factor_round_rate</a></div><div class="ttdeci">int32_t ad9361_clk_factor_round_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t *prate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06125">ad9361.c:6125</a></div></div>
<div class="ttc" id="ad9361_8c_html_ac823e0d8d61a614f081b3c5c9294dc21"><div class="ttname"><a href="ad9361_8c.html#ac823e0d8d61a614f081b3c5c9294dc21">ad9361_load_fir_filter_coef</a></div><div class="ttdeci">int32_t ad9361_load_fir_filter_coef(struct ad9361_rf_phy *phy, enum fir_dest dest, int32_t gain_dB, uint32_t ntaps, int16_t *coef)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l05450">ad9361.c:5450</a></div></div>
<div class="ttc" id="ad9361_8h_html_ad7abdc8bdce7c625ada817bd70a03572"><div class="ttname"><a href="ad9361_8h.html#ad7abdc8bdce7c625ada817bd70a03572">ad9361_fastlock_recall</a></div><div class="ttdeci">int32_t ad9361_fastlock_recall(struct ad9361_rf_phy *phy, bool tx, uint32_t profile)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04798">ad9361.c:4798</a></div></div>
<div class="ttc" id="ad9361_8h_html_a81e48784602d2fd73e32c98180d44a1e"><div class="ttname"><a href="ad9361_8h.html#a81e48784602d2fd73e32c98180d44a1e">ad9361_get_temp</a></div><div class="ttdeci">int32_t ad9361_get_temp(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l03898">ad9361.c:3898</a></div></div>
<div class="ttc" id="structgain__control_html"><div class="ttname"><a href="structgain__control.html">gain_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l02896">ad9361.h:2896</a></div></div>
<div class="ttc" id="structad9361__fastlock_html"><div class="ttname"><a href="structad9361__fastlock.html">ad9361_fastlock</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03282">ad9361.h:3282</a></div></div>
<div class="ttc" id="ad9361_8h_html_ae41064273d5d2b8e5506c22396ed2ffc"><div class="ttname"><a href="ad9361_8h.html#ae41064273d5d2b8e5506c22396ed2ffc">ad9361_bist_loopback</a></div><div class="ttdeci">int32_t ad9361_bist_loopback(struct ad9361_rf_phy *phy, int32_t mode)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00952">ad9361.c:952</a></div></div>
<div class="ttc" id="structclk_html"><div class="ttname"><a href="structclk.html">clk</a></div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00067">common.h:67</a></div></div>
<div class="ttc" id="ad9361_8h_html_af8cad4cd03c30326e7d74c00293f38a3"><div class="ttname"><a href="ad9361_8h.html#af8cad4cd03c30326e7d74c00293f38a3">ad9361_fastlock_store</a></div><div class="ttdeci">int32_t ad9361_fastlock_store(struct ad9361_rf_phy *phy, bool tx, uint32_t profile)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04668">ad9361.c:4668</a></div></div>
<div class="ttc" id="ad9361_8h_html_afdff5848744f35750d9d1d7f8821d0af"><div class="ttname"><a href="ad9361_8h.html#afdff5848744f35750d9d1d7f8821d0af">ad9361_bist_tone</a></div><div class="ttdeci">int32_t ad9361_bist_tone(struct ad9361_rf_phy *phy, enum ad9361_bist_mode mode, uint32_t freq_Hz, uint32_t level_dB, uint32_t mask)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01056">ad9361.c:1056</a></div></div>
<div class="ttc" id="ad9361_8h_html_af6a1ed2eb9f5c3692945b53e57f289a1"><div class="ttname"><a href="ad9361_8h.html#af6a1ed2eb9f5c3692945b53e57f289a1">ad9361_ensm_force_state</a></div><div class="ttdeci">void ad9361_ensm_force_state(struct ad9361_rf_phy *phy, uint8_t ensm_state)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01707">ad9361.c:1707</a></div></div>
<div class="ttc" id="ad9361_8h_html_a747c2882b7eef0e3b32374b9c4a0dd5e"><div class="ttname"><a href="ad9361_8h.html#a747c2882b7eef0e3b32374b9c4a0dd5e">ad9361_find_opt</a></div><div class="ttdeci">int32_t ad9361_find_opt(uint8_t *field, uint32_t size, uint32_t *ret_start)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00813">ad9361.c:813</a></div></div>
<div class="ttc" id="ad9361_8h_html_a3b8a4b9ac81800b398020add2eab7906"><div class="ttname"><a href="ad9361_8h.html#a3b8a4b9ac81800b398020add2eab7906">ad9361_bist_prbs</a></div><div class="ttdeci">int32_t ad9361_bist_prbs(struct ad9361_rf_phy *phy, enum ad9361_bist_mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01011">ad9361.c:1011</a></div></div>
<div class="ttc" id="ad9361_8h_html_a99074f0ed108fbd85c86458431ddc1ad"><div class="ttname"><a href="ad9361_8h.html#a99074f0ed108fbd85c86458431ddc1ad">ad9361_clk_factor_recalc_rate</a></div><div class="ttdeci">uint32_t ad9361_clk_factor_recalc_rate(struct refclk_scale *clk_priv, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06107">ad9361.c:6107</a></div></div>
<div class="ttc" id="ad9361_8h_html_ab8d07708ac33e09fa2cbd8ab7dd3bcbb"><div class="ttname"><a href="ad9361_8h.html#ab8d07708ac33e09fa2cbd8ab7dd3bcbb">ad9361_setup</a></div><div class="ttdeci">int32_t ad9361_setup(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04990">ad9361.c:4990</a></div></div>
<div class="ttc" id="structad9361__phy__platform__data_html"><div class="ttname"><a href="structad9361__phy__platform__data.html">ad9361_phy_platform_data</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03137">ad9361.h:3137</a></div></div>
<div class="ttc" id="ad9361_8h_html_a9a0a40c92c3f8e4c6f2f75514696c4e8"><div class="ttname"><a href="ad9361_8h.html#a9a0a40c92c3f8e4c6f2f75514696c4e8">ad9361_fastlock_save</a></div><div class="ttdeci">int32_t ad9361_fastlock_save(struct ad9361_rf_phy *phy, bool tx, uint32_t profile, uint8_t *values)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04853">ad9361.c:4853</a></div></div>
<div class="ttc" id="ad9361_8h_html_adee3a30065bb5d3508183b3f198b9f14"><div class="ttname"><a href="ad9361_8h.html#adee3a30065bb5d3508183b3f198b9f14">ad9361_spi_read</a></div><div class="ttdeci">int32_t ad9361_spi_read(struct spi_device *spi, uint32_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00603">ad9361.c:603</a></div></div>
<div class="ttc" id="ad9361_8h_html_af79ae4c588fac2a915e675cfa35673f7"><div class="ttname"><a href="ad9361_8h.html#af79ae4c588fac2a915e675cfa35673f7">ad9361_validate_enable_fir</a></div><div class="ttdeci">int32_t ad9361_validate_enable_fir(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l05703">ad9361.c:5703</a></div></div>
<div class="ttc" id="ad9361_8h_html_ad1f7f4990ea3f2110c1ade3dc771e9a7"><div class="ttname"><a href="ad9361_8h.html#ad1f7f4990ea3f2110c1ade3dc771e9a7">ad9361_clk_factor_set_rate</a></div><div class="ttdeci">int32_t ad9361_clk_factor_set_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06159">ad9361.c:6159</a></div></div>
<div class="ttc" id="ad9361_8h_html_a14daf9afd86fb757aa01eaf6d2af8970"><div class="ttname"><a href="ad9361_8h.html#a14daf9afd86fb757aa01eaf6d2af8970">ad9361_read_rssi</a></div><div class="ttdeci">int32_t ad9361_read_rssi(struct ad9361_rf_phy *phy, struct rf_rssi *rssi)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l02215">ad9361.c:2215</a></div></div>
<div class="ttc" id="ad9361_8h_html_ad8a136112b1adb63e98063006c3ac178"><div class="ttname"><a href="ad9361_8h.html#ad8a136112b1adb63e98063006c3ac178">ad9361_dig_interface_timing_analysis</a></div><div class="ttdeci">int32_t ad9361_dig_interface_timing_analysis(struct ad9361_rf_phy *phy, char *buf, int32_t buflen)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361__conv_8c_source.html#l00212">ad9361_conv.c:212</a></div></div>
<div class="ttc" id="ad9361_8h_html_a026516f098b1d8b167c31cc78098335f"><div class="ttname"><a href="ad9361_8h.html#a026516f098b1d8b167c31cc78098335f">ad9361_fastlock_load</a></div><div class="ttdeci">int32_t ad9361_fastlock_load(struct ad9361_rf_phy *phy, bool tx, uint32_t profile, uint8_t *values)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04625">ad9361.c:4625</a></div></div>
<div class="ttc" id="ad9361_8h_html_a2364aa0b24b8ec6e925ff1583c504f91"><div class="ttname"><a href="ad9361_8h.html#a2364aa0b24b8ec6e925ff1583c504f91">ad9361_rfpll_int_recalc_rate</a></div><div class="ttdeci">uint32_t ad9361_rfpll_int_recalc_rate(struct refclk_scale *clk_priv, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06389">ad9361.c:6389</a></div></div>
<div class="ttc" id="ad9361_8h_html_a88796004898892210396f37a0a5e3fea"><div class="ttname"><a href="ad9361_8h.html#a88796004898892210396f37a0a5e3fea">ad9361_get_trx_clock_chain</a></div><div class="ttdeci">int32_t ad9361_get_trx_clock_chain(struct ad9361_rf_phy *phy, uint32_t *rx_path_clks, uint32_t *tx_path_clks)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04358">ad9361.c:4358</a></div></div>
<div class="ttc" id="ad9361_8h_html_a785e3f9f3e5cfa1d9dfa79c853b57d8d"><div class="ttname"><a href="ad9361_8h.html#a785e3f9f3e5cfa1d9dfa79c853b57d8d">ad9361_mcs</a></div><div class="ttdeci">int32_t ad9361_mcs(struct ad9361_rf_phy *phy, int32_t step)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04873">ad9361.c:4873</a></div></div>
<div class="ttc" id="ad9361_8h_html_ad4479aaadc309fbf9d194acbe5c6febd"><div class="ttname"><a href="ad9361_8h.html#ad4479aaadc309fbf9d194acbe5c6febd">ad9361_set_dcxo_tune</a></div><div class="ttdeci">int32_t ad9361_set_dcxo_tune(struct ad9361_rf_phy *phy, uint32_t coarse, uint32_t fine)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l03215">ad9361.c:3215</a></div></div>
<div class="ttc" id="ad9361_8h_html_ab70c6eca7e16dcbce8a2891472e00610"><div class="ttname"><a href="ad9361_8h.html#ab70c6eca7e16dcbce8a2891472e00610">ad9361_to_clk</a></div><div class="ttdeci">uint32_t ad9361_to_clk(uint64_t freq)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01196">ad9361.c:1196</a></div></div>
<div class="ttc" id="structaxiadc__state_html"><div class="ttname"><a href="structaxiadc__state.html">axiadc_state</a></div><div class="ttdef"><b>Definition:</b> <a href="util_8h_source.html#l00095">util.h:95</a></div></div>
<div class="ttc" id="structtx__monitor__control_html"><div class="ttname"><a href="structtx__monitor__control.html">tx_monitor_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03093">ad9361.h:3093</a></div></div>
<div class="ttc" id="ad9361_8h_html_ae269104c0da8e513553a814861293caf"><div class="ttname"><a href="ad9361_8h.html#ae269104c0da8e513553a814861293caf">ad9361_en_dis_tx</a></div><div class="ttdeci">int32_t ad9361_en_dis_tx(struct ad9361_rf_phy *phy, uint32_t tx_if, uint32_t enable)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00903">ad9361.c:903</a></div></div>
<div class="ttc" id="ad9361_8h_html_aca0327c8de5c3ce8df0a45df326721e4"><div class="ttname"><a href="ad9361_8h.html#aca0327c8de5c3ce8df0a45df326721e4">ad9361_ensm_restore_prev_state</a></div><div class="ttdeci">void ad9361_ensm_restore_prev_state(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01778">ad9361.c:1778</a></div></div>
<div class="ttc" id="ad9361_8h_html_aedf40ee1b355a2f4a611c0fe581436ea"><div class="ttname"><a href="ad9361_8h.html#aedf40ee1b355a2f4a611c0fe581436ea">ad9361_init_gain_tables</a></div><div class="ttdeci">int32_t ad9361_init_gain_tables(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l02007">ad9361.c:2007</a></div></div>
<div class="ttc" id="ad9361_8h_html_a7204bdea816c09ea185005112d007106"><div class="ttname"><a href="ad9361_8h.html#a7204bdea816c09ea185005112d007106">ad9361_rfpll_dummy_recalc_rate</a></div><div class="ttdeci">uint32_t ad9361_rfpll_dummy_recalc_rate(struct refclk_scale *clk_priv)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06591">ad9361.c:6591</a></div></div>
<div class="ttc" id="ad9361_8h_html_af0b923306ad6790db18aebb13eb275c8"><div class="ttname"><a href="ad9361_8h.html#af0b923306ad6790db18aebb13eb275c8">ad9361_set_trx_clock_chain</a></div><div class="ttdeci">int32_t ad9361_set_trx_clock_chain(struct ad9361_rf_phy *phy, uint32_t *rx_path_clks, uint32_t *tx_path_clks)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04277">ad9361.c:4277</a></div></div>
<div class="ttc" id="ad9361_8h_html_ae3f32178b5fb0e9b234fb39509c1b012"><div class="ttname"><a href="ad9361_8h.html#ae3f32178b5fb0e9b234fb39509c1b012">ad9361_set_gain_ctrl_mode</a></div><div class="ttdeci">int32_t ad9361_set_gain_ctrl_mode(struct ad9361_rf_phy *phy, struct rf_gain_ctrl *gain_ctrl)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l02138">ad9361.c:2138</a></div></div>
<div class="ttc" id="ad9361_8h_html_a058b0c5a1ee54d7faf855b8d1716ff0b"><div class="ttname"><a href="ad9361_8h.html#a058b0c5a1ee54d7faf855b8d1716ff0b">ad9361_rfpll_set_rate</a></div><div class="ttdeci">int32_t ad9361_rfpll_set_rate(struct refclk_scale *clk_priv, uint32_t rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06705">ad9361.c:6705</a></div></div>
<div class="ttc" id="ad9361_8h_html_abf017d3e16a46bc6c0ba7bcb284de760"><div class="ttname"><a href="ad9361_8h.html#abf017d3e16a46bc6c0ba7bcb284de760">ad9361_rfpll_round_rate</a></div><div class="ttdeci">int32_t ad9361_rfpll_round_rate(struct refclk_scale *clk_priv, uint32_t rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06663">ad9361.c:6663</a></div></div>
<div class="ttc" id="ad9361_8h_html_a874202e472a7b9414c5d09bb7ea0d404"><div class="ttname"><a href="ad9361_8h.html#a874202e472a7b9414c5d09bb7ea0d404">ad9361_get_tx_atten</a></div><div class="ttdeci">int32_t ad9361_get_tx_atten(struct ad9361_rf_phy *phy, uint32_t tx_num)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01398">ad9361.c:1398</a></div></div>
<div class="ttc" id="structrf__rx__gain_html"><div class="ttname"><a href="structrf__rx__gain.html">rf_rx_gain</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03197">ad9361.h:3197</a></div></div>
<div class="ttc" id="ad9361_8h_html_a2747c3d69d435a2b6216a6ef8925e5b3"><div class="ttname"><a href="ad9361_8h.html#a2747c3d69d435a2b6216a6ef8925e5b3">ad9361_spi_write</a></div><div class="ttdeci">int32_t ad9361_spi_write(struct spi_device *spi, uint32_t reg, uint32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00659">ad9361.c:659</a></div></div>
<div class="ttc" id="ad9361_8h_html_ad14e1561cb39dbb135285df6c85363bd"><div class="ttname"><a href="ad9361_8h.html#ad14e1561cb39dbb135285df6c85363bd">ad9361_clk_mux_set_parent</a></div><div class="ttdeci">int32_t ad9361_clk_mux_set_parent(struct refclk_scale *clk_priv, uint8_t index)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06762">ad9361.c:6762</a></div></div>
<div class="ttc" id="ad9361_8h_html_a218be8b54425a497713a9669695bcc61"><div class="ttname"><a href="ad9361_8h.html#a218be8b54425a497713a9669695bcc61">ad9361_from_clk</a></div><div class="ttdeci">uint64_t ad9361_from_clk(uint32_t freq)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01207">ad9361.c:1207</a></div></div>
<div class="ttc" id="structaxiadc__converter_html"><div class="ttname"><a href="structaxiadc__converter.html">axiadc_converter</a></div><div class="ttdef"><b>Definition:</b> <a href="util_8h_source.html#l00105">util.h:105</a></div></div>
<div class="ttc" id="structauxadc__control_html"><div class="ttname"><a href="structauxadc__control.html">auxadc_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03061">ad9361.h:3061</a></div></div>
<div class="ttc" id="ad9361_8h_html_a2aa79643c919e0b6108ad7e7442e02c2"><div class="ttname"><a href="ad9361_8h.html#a2aa79643c919e0b6108ad7e7442e02c2">ad9361_bbpll_round_rate</a></div><div class="ttdeci">int32_t ad9361_bbpll_round_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t *prate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06218">ad9361.c:6218</a></div></div>
<div class="ttc" id="ad9361_8h_html_a9cf77f6f0cd0b4e8ed0fae91d4ce92b4"><div class="ttname"><a href="ad9361_8h.html#a9cf77f6f0cd0b4e8ed0fae91d4ce92b4">ad9361_set_rx_gain</a></div><div class="ttdeci">int32_t ad9361_set_rx_gain(struct ad9361_rf_phy *phy, uint32_t rx_id, struct rf_rx_gain *rx_gain)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01932">ad9361.c:1932</a></div></div>
<div class="ttc" id="ad9361_8h_html_a4f4b93d642e976a773938d7b616bd972"><div class="ttname"><a href="ad9361_8h.html#a4f4b93d642e976a773938d7b616bd972">ad9361_do_calib_run</a></div><div class="ttdeci">int32_t ad9361_do_calib_run(struct ad9361_rf_phy *phy, uint32_t cal, int32_t arg)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l05301">ad9361.c:5301</a></div></div>
<div class="ttc" id="ad9361_8h_html_a9d05f57608bbf550268ca596ab717c06"><div class="ttname"><a href="ad9361_8h.html#a9d05f57608bbf550268ca596ab717c06">register_clocks</a></div><div class="ttdeci">int32_t register_clocks(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06897">ad9361.c:6897</a></div></div>
<div class="ttc" id="ad9361_8h_html_aa71b1a503e3350a2cc3b176e6c778d5b"><div class="ttname"><a href="ad9361_8h.html#aa71b1a503e3350a2cc3b176e6c778d5b">ad9361_get_bist_loopback</a></div><div class="ttdeci">void ad9361_get_bist_loopback(struct ad9361_rf_phy *phy, int32_t *mode)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01000">ad9361.c:1000</a></div></div>
<div class="ttc" id="ad9361_8h_html_ae6effd0bdf2118a50419c532a48bd751"><div class="ttname"><a href="ad9361_8h.html#ae6effd0bdf2118a50419c532a48bd751">ad9361_spi_readm</a></div><div class="ttdeci">int32_t ad9361_spi_readm(struct spi_device *spi, uint32_t reg, uint8_t *rbuf, uint32_t num)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00566">ad9361.c:566</a></div></div>
<div class="ttc" id="ad9361_8h_html_a94a5507f4cde3edde16efb3d07c6ab73"><div class="ttname"><a href="ad9361_8h.html#a94a5507f4cde3edde16efb3d07c6ab73">ad9361_update_rf_bandwidth</a></div><div class="ttdeci">int32_t ad9361_update_rf_bandwidth(struct ad9361_rf_phy *phy, uint32_t rf_rx_bw, uint32_t rf_tx_bw)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l05341">ad9361.c:5341</a></div></div>
<div class="ttc" id="structrf__rssi_html"><div class="ttname"><a href="structrf__rssi.html">rf_rssi</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03210">ad9361.h:3210</a></div></div>
<div class="ttc" id="ad9361_8h_html_a796685b17d63c4f57d77ce10b23df848"><div class="ttname"><a href="ad9361_8h.html#a796685b17d63c4f57d77ce10b23df848">ad9361_get_rx_gain</a></div><div class="ttdeci">int32_t ad9361_get_rx_gain(struct ad9361_rf_phy *phy, uint32_t rx_id, struct rf_rx_gain *rx_gain)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01636">ad9361.c:1636</a></div></div>
<div class="ttc" id="structrf__gain__ctrl_html"><div class="ttname"><a href="structrf__gain__ctrl.html">rf_gain_ctrl</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l02877">ad9361.h:2877</a></div></div>
<div class="ttc" id="structSynthLUT_html"><div class="ttname"><a href="structSynthLUT.html">SynthLUT</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03218">ad9361.h:3218</a></div></div>
<div class="ttc" id="ad9361_8h_html_a0aba07b7f439df6f9da37b5d52e5dc66"><div class="ttname"><a href="ad9361_8h.html#a0aba07b7f439df6f9da37b5d52e5dc66">ad9361_tracking_control</a></div><div class="ttdeci">int32_t ad9361_tracking_control(struct ad9361_rf_phy *phy, bool bbdc_track, bool rfdc_track, bool rxquad_track)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l03069">ad9361.c:3069</a></div></div>
<div class="ttc" id="ad9361_8h_html_a5b7a4292fce07e35d164ce7e4411ac91"><div class="ttname"><a href="ad9361_8h.html#a5b7a4292fce07e35d164ce7e4411ac91">ad9361_rfpll_int_round_rate</a></div><div class="ttdeci">int32_t ad9361_rfpll_int_round_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t *prate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06446">ad9361.c:6446</a></div></div>
<div class="ttc" id="ad9361_8h_html_ae9c70620220d3a186d90bf24e37edd34"><div class="ttname"><a href="ad9361_8h.html#ae9c70620220d3a186d90bf24e37edd34">ad9361_en_dis_rx</a></div><div class="ttdeci">int32_t ad9361_en_dis_rx(struct ad9361_rf_phy *phy, uint32_t rx_if, uint32_t enable)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00919">ad9361.c:919</a></div></div>
<div class="ttc" id="ad9361_8h_html_af17b589bc5b4eb6257665a60505e3bfd"><div class="ttname"><a href="ad9361_8h.html#af17b589bc5b4eb6257665a60505e3bfd">ad9361_rf_port_setup</a></div><div class="ttdeci">int32_t ad9361_rf_port_setup(struct ad9361_rf_phy *phy, bool is_out, uint32_t rx_inputs, uint32_t txb)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l03323">ad9361.c:3323</a></div></div>
<div class="ttc" id="ad9361_8h_html_a85079532123f1ce7902d455dc437507c"><div class="ttname"><a href="ad9361_8h.html#a85079532123f1ce7902d455dc437507c">ad9361_rfpll_recalc_rate</a></div><div class="ttdeci">uint32_t ad9361_rfpll_recalc_rate(struct refclk_scale *clk_priv)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06620">ad9361.c:6620</a></div></div>
<div class="ttc" id="ad9361_8h_html_a312c862516d410f349d6ea2bc4255f12"><div class="ttname"><a href="ad9361_8h.html#a312c862516d410f349d6ea2bc4255f12">ad9361_dig_tune</a></div><div class="ttdeci">int32_t ad9361_dig_tune(struct ad9361_rf_phy *phy, uint32_t max_freq, enum dig_tune_flags flags)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361__conv_8c_source.html#l00279">ad9361_conv.c:279</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div><div class="ttdoc">Header file of Common Driver. </div></div>
<div class="ttc" id="ad9361_8h_html_a1788a881bf98986e9b3a412b55453335"><div class="ttname"><a href="ad9361_8h.html#a1788a881bf98986e9b3a412b55453335">ad9361_reset</a></div><div class="ttdeci">int32_t ad9361_reset(struct ad9361_rf_phy *phy)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00872">ad9361.c:872</a></div></div>
<div class="ttc" id="ad9361_8h_html_a0883be0ef30154bf9470e15eaec9d896"><div class="ttname"><a href="ad9361_8h.html#a0883be0ef30154bf9470e15eaec9d896">ad9361_get_bist_prbs</a></div><div class="ttdeci">void ad9361_get_bist_prbs(struct ad9361_rf_phy *phy, enum ad9361_bist_mode *mode)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01042">ad9361.c:1042</a></div></div>
<div class="ttc" id="ad9361_8h_html_a8bfc69728a8b20442bac7bb3d1afc9c0"><div class="ttname"><a href="ad9361_8h.html#a8bfc69728a8b20442bac7bb3d1afc9c0">ad9361_get_bist_tone</a></div><div class="ttdeci">void ad9361_get_bist_tone(struct ad9361_rf_phy *phy, enum ad9361_bist_mode *mode, uint32_t *freq_Hz, uint32_t *level_dB, uint32_t *mask)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l01115">ad9361.c:1115</a></div></div>
<div class="ttc" id="ad9361_8h_html_a64baa717d27925c1b43d03c81b2115f5"><div class="ttname"><a href="ad9361_8h.html#a64baa717d27925c1b43d03c81b2115f5">ad9361_ensm_set_state</a></div><div class="ttdeci">int32_t ad9361_ensm_set_state(struct ad9361_rf_phy *phy, uint8_t ensm_state, bool pinctrl)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04106">ad9361.c:4106</a></div></div>
<div class="ttc" id="structport__control_html"><div class="ttname"><a href="structport__control.html">port_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03038">ad9361.h:3038</a></div></div>
<div class="ttc" id="structspi__device_html"><div class="ttname"><a href="structspi__device.html">spi_device</a></div><div class="ttdef"><b>Definition:</b> <a href="util_8h_source.html#l00090">util.h:90</a></div></div>
<div class="ttc" id="structgpo__control_html"><div class="ttname"><a href="structgpo__control.html">gpo_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03070">ad9361.h:3070</a></div></div>
<div class="ttc" id="ad9361_8h_html_a5b3e01eecd053bc46ceb3b6f0a8a46e2"><div class="ttname"><a href="ad9361_8h.html#a5b3e01eecd053bc46ceb3b6f0a8a46e2">ad9361_set_trx_clock_chain_freq</a></div><div class="ttdeci">int32_t ad9361_set_trx_clock_chain_freq(struct ad9361_rf_phy *phy, uint32_t freq)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l04516">ad9361.c:4516</a></div></div>
<div class="ttc" id="ad9361_8h_html_ac6849a0dcaf6ae24f4e74f910fbff1bb"><div class="ttname"><a href="ad9361_8h.html#ac6849a0dcaf6ae24f4e74f910fbff1bb">ad9361_1rx1tx_channel_map</a></div><div class="ttdeci">int32_t ad9361_1rx1tx_channel_map(struct ad9361_rf_phy *phy, bool tx, int32_t channel)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l00849">ad9361.c:849</a></div></div>
<div class="ttc" id="structad9361__fastlock__entry_html"><div class="ttname"><a href="structad9361__fastlock__entry.html">ad9361_fastlock_entry</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03275">ad9361.h:3275</a></div></div>
<div class="ttc" id="structad9361__rf__phy_html"><div class="ttname"><a href="structad9361__rf__phy.html">ad9361_rf_phy</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03309">ad9361.h:3309</a></div></div>
<div class="ttc" id="ad9361_8h_html_aa04c8290bf5246bf26207c8a47ef2d26"><div class="ttname"><a href="ad9361_8h.html#aa04c8290bf5246bf26207c8a47ef2d26">ad9361_bbpll_set_rate</a></div><div class="ttdeci">int32_t ad9361_bbpll_set_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06258">ad9361.c:6258</a></div></div>
<div class="ttc" id="structelna__control_html"><div class="ttname"><a href="structelna__control.html">elna_control</a></div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8h_source.html#l03052">ad9361.h:3052</a></div></div>
<div class="ttc" id="ad9361_8h_html_a8470c5d87c88378877debec96221c63a"><div class="ttname"><a href="ad9361_8h.html#a8470c5d87c88378877debec96221c63a">ad9361_hdl_loopback</a></div><div class="ttdeci">int32_t ad9361_hdl_loopback(struct ad9361_rf_phy *phy, bool enable)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361__conv_8c_source.html#l00056">ad9361_conv.c:56</a></div></div>
<div class="ttc" id="ad9361_8h_html_a626f60929912acc25429780e9c89afae"><div class="ttname"><a href="ad9361_8h.html#a626f60929912acc25429780e9c89afae">ad9361_rfpll_int_set_rate</a></div><div class="ttdeci">int32_t ad9361_rfpll_int_set_rate(struct refclk_scale *clk_priv, uint32_t rate, uint32_t parent_rate)</div><div class="ttdef"><b>Definition:</b> <a href="ad9361_8c_source.html#l06473">ad9361.c:6473</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 8 2017 14:39:55 for AD9361 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
