

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_13_x2'
================================================================
* Date:           Tue Sep  6 09:44:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4615|     4615|  15.382 us|  15.382 us|  4615|  4615|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2                                 |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6  |     1538|     1538|         4|          1|          1|  1536|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      284|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      261|     -|
|Register             |        -|      -|      454|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      486|      642|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_boundary_0_x1_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17448_fu_527_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln691_525_fu_371_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_526_fu_397_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_527_fu_463_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_528_fu_538_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_296_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln890_236_fu_544_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_237_fu_385_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_fu_284_p2                |         +|   0|  0|  18|          11|           1|
    |and_ln17440_fu_449_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i53_fu_423_p2                |      icmp|   0|  0|   9|           4|           4|
    |cmp_i_i_mid1_fu_417_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89052_fu_302_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_383_fu_391_p2           |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln890_384_fu_403_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_385_fu_443_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_290_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_469_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln17440_1_fu_429_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln17440_2_fu_491_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln17440_fu_409_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_586_fu_316_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln890_587_fu_455_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_588_fu_475_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_589_fu_499_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_590_fu_515_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_591_fu_550_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_308_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln17440_fu_437_p2              |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 284|         145|         113|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  43|          8|    1|          8|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_phi_fu_201_p4                    |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_phi_fu_212_p4                    |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_190_p4          |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter3_fifo_data_26_reg_274        |  14|          3|   64|        192|
    |buf_data_split_V_address0                        |  14|          3|    1|          3|
    |buf_data_split_V_d0                              |  14|          3|   32|         96|
    |c4_V_reg_230                                     |   9|          2|    4|          8|
    |c5_V_reg_252                                     |   9|          2|    5|         10|
    |c6_V_102_reg_263                                 |   9|          2|    6|         12|
    |c6_V_reg_197                                     |   9|          2|    7|         14|
    |c7_V_reg_208                                     |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_10_1_x2106_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten22_reg_219                         |   9|          2|   11|         22|
    |indvar_flatten8_reg_241                          |   9|          2|   11|         22|
    |indvar_flatten_reg_186                           |   9|          2|   11|         22|
    |local_C_V_address0                               |  14|          3|    9|         27|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 261|         56|  197|        506|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln691_525_reg_598                      |   5|   0|    5|          0|
    |add_ln890_reg_568                          |  11|   0|   11|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_26_reg_274  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_fifo_data_26_reg_274  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_fifo_data_26_reg_274  |  64|   0|   64|          0|
    |c4_V_reg_230                               |   4|   0|    4|          0|
    |c5_V_reg_252                               |   5|   0|    5|          0|
    |c6_V_102_reg_263                           |   6|   0|    6|          0|
    |c6_V_reg_197                               |   7|   0|    7|          0|
    |c7_V_reg_208                               |   5|   0|    5|          0|
    |icmp_ln890_383_reg_608                     |   1|   0|    1|          0|
    |icmp_ln890_reg_573                         |   1|   0|    1|          0|
    |icmp_ln890_reg_573_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten22_reg_219                   |  11|   0|   11|          0|
    |indvar_flatten8_reg_241                    |  11|   0|   11|          0|
    |indvar_flatten_reg_186                     |  11|   0|   11|          0|
    |local_C_V_addr_64_reg_626                  |   9|   0|    9|          0|
    |local_C_V_addr_reg_592                     |   9|   0|    9|          0|
    |local_C_V_addr_reg_592_pp0_iter1_reg       |   9|   0|    9|          0|
    |select_ln17440_1_reg_612                   |   1|   0|    1|          0|
    |select_ln890_586_reg_582                   |   7|   0|    7|          0|
    |select_ln890_reg_577                       |   5|   0|    5|          0|
    |trunc_ln890_reg_587                        |   1|   0|    1|          0|
    |icmp_ln890_383_reg_608                     |  64|  32|    1|          0|
    |select_ln17440_1_reg_612                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 454|  64|  328|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_13_x2|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_11_x2133|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_11_x2133|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_11_x2133|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_10_x2132|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_10_x2132|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_10_x2132|       pointer|
|fifo_C_drain_PE_10_1_x2106_dout                    |   in|   32|     ap_fifo|                 fifo_C_drain_PE_10_1_x2106|       pointer|
|fifo_C_drain_PE_10_1_x2106_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_10_1_x2106|       pointer|
|fifo_C_drain_PE_10_1_x2106_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_10_1_x2106|       pointer|
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2133, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_10_1_x2106, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:17409]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:17411]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln17409 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17409]   --->   Operation 18 'specmemcore' 'specmemcore_ln17409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln17410 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:17410]   --->   Operation 19 'specmemcore' 'specmemcore_ln17410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_131 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln17417 = br void" [./dut.cpp:17417]   --->   Operation 22 'br' 'br_ln17417' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split11"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_586, void %.split11"   --->   Operation 24 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_525, void %.split11"   --->   Operation 25 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 26 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln89052 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89052, i5 0, i5 %c7_V"   --->   Operation 31 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln890_586 = select i1 %icmp_ln89052, i7 %add_ln691, i7 %c6_V"   --->   Operation 32 'select' 'select_ln890_586' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_586, i32 1, i32 5"   --->   Operation 33 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_586"   --->   Operation 34 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:17423]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17423 = zext i10 %tmp_s" [./dut.cpp:17423]   --->   Operation 36 'zext' 'zext_ln17423' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17423" [./dut.cpp:17423]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17423]   --->   Operation 38 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 39 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:17423]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 40 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln17425 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_131" [./dut.cpp:17425]   --->   Operation 41 'store' 'store_ln17425' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln17425 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:17425]   --->   Operation 43 'store' 'store_ln17425' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_10_1_x2106" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_132 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 46 'getelementptr' 'buf_data_split_V_addr_132' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln17435 = store i32 %tmp, i1 %buf_data_split_V_addr_132" [./dut.cpp:17435]   --->   Operation 47 'store' 'store_ln17435' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_525 = add i5 %select_ln890, i5 1"   --->   Operation 48 'add' 'add_ln691_525' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 49 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_131"   --->   Operation 49 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 50 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln17419 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17419]   --->   Operation 53 'specpipeline' 'specpipeline_ln17419' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln17419 = specloopname void @_ssdm_op_SpecLoopName, void @empty_151" [./dut.cpp:17419]   --->   Operation 54 'specloopname' 'specloopname_ln17419' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_131"   --->   Operation 55 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 56 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 56 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln17437 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:17437]   --->   Operation 58 'store' 'store_ln17437' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln17440 = br void %.preheader.preheader" [./dut.cpp:17440]   --->   Operation 60 'br' 'br_ln17440' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i11 %add_ln890_237, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_587, void, i4 10, void %.preheader.preheader.preheader"   --->   Operation 62 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_591, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_590, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_102 = phi i6 %add_ln691_528, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.73ns)   --->   "%add_ln890_237 = add i11 %indvar_flatten22, i11 1"   --->   Operation 66 'add' 'add_ln890_237' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln890_383 = icmp_eq  i11 %indvar_flatten22, i11 1536"   --->   Operation 67 'icmp' 'icmp_ln890_383' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_383, void %.preheader, void"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_526 = add i4 %c4_V, i4 1"   --->   Operation 69 'add' 'add_ln691_526' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%icmp_ln890_384 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 72 'icmp' 'icmp_ln890_384' <Predicate = (!icmp_ln890_383)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln17440 = select i1 %icmp_ln890_384, i5 0, i5 %c5_V" [./dut.cpp:17440]   --->   Operation 73 'select' 'select_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_526, i4 10"   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_383)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%cmp_i_i53 = icmp_eq  i4 %c4_V, i4 10"   --->   Operation 75 'icmp' 'cmp_i_i53' <Predicate = (!icmp_ln890_383)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln17440_1 = select i1 %icmp_ln890_384, i1 %cmp_i_i_mid1, i1 %cmp_i_i53" [./dut.cpp:17440]   --->   Operation 76 'select' 'select_ln17440_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln17440)   --->   "%xor_ln17440 = xor i1 %icmp_ln890_384, i1 1" [./dut.cpp:17440]   --->   Operation 77 'xor' 'xor_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_385 = icmp_eq  i6 %c6_V_102, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_385' <Predicate = (!icmp_ln890_383)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln17440 = and i1 %icmp_ln890_385, i1 %xor_ln17440" [./dut.cpp:17440]   --->   Operation 79 'and' 'and_ln17440' <Predicate = (!icmp_ln890_383)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln890_587 = select i1 %icmp_ln890_384, i4 %add_ln691_526, i4 %c4_V"   --->   Operation 80 'select' 'select_ln890_587' <Predicate = (!icmp_ln890_383)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln691_527 = add i5 %select_ln17440, i5 1"   --->   Operation 81 'add' 'add_ln691_527' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_588)   --->   "%or_ln890 = or i1 %and_ln17440, i1 %icmp_ln890_384"   --->   Operation 83 'or' 'or_ln890' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_588 = select i1 %or_ln890, i6 0, i6 %c6_V_102"   --->   Operation 84 'select' 'select_ln890_588' <Predicate = (!icmp_ln890_383)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%trunc_ln17448 = trunc i5 %add_ln691_527" [./dut.cpp:17448]   --->   Operation 85 'trunc' 'trunc_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%trunc_ln17448_1 = trunc i5 %c5_V" [./dut.cpp:17448]   --->   Operation 86 'trunc' 'trunc_ln17448_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%select_ln17440_2 = select i1 %icmp_ln890_384, i4 0, i4 %trunc_ln17448_1" [./dut.cpp:17440]   --->   Operation 87 'select' 'select_ln17440_2' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%select_ln890_589 = select i1 %and_ln17440, i4 %trunc_ln17448, i4 %select_ln17440_2"   --->   Operation 88 'select' 'select_ln890_589' <Predicate = (!icmp_ln890_383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_589, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln890_590 = select i1 %and_ln17440, i5 %add_ln691_527, i5 %select_ln17440"   --->   Operation 90 'select' 'select_ln890_590' <Predicate = (!icmp_ln890_383)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln17448)   --->   "%zext_ln17448 = zext i6 %select_ln890_588" [./dut.cpp:17448]   --->   Operation 91 'zext' 'zext_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln17448 = add i9 %tmp_cast, i9 %zext_ln17448" [./dut.cpp:17448]   --->   Operation 92 'add' 'add_ln17448' <Predicate = (!icmp_ln890_383)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17448_1 = zext i9 %add_ln17448" [./dut.cpp:17448]   --->   Operation 93 'zext' 'zext_ln17448_1' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_V_addr_64 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17448_1" [./dut.cpp:17448]   --->   Operation 94 'getelementptr' 'local_C_V_addr_64' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln17445 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17445]   --->   Operation 95 'specpipeline' 'specpipeline_ln17445' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln17445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [./dut.cpp:17445]   --->   Operation 96 'specloopname' 'specloopname_ln17445' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17447 = br i1 %select_ln17440_1, void, void" [./dut.cpp:17447]   --->   Operation 97 'br' 'br_ln17447' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_528 = add i6 %select_ln890_588, i6 1"   --->   Operation 98 'add' 'add_ln691_528' <Predicate = (!icmp_ln890_383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln890_236 = add i11 %indvar_flatten8, i11 1"   --->   Operation 99 'add' 'add_ln890_236' <Predicate = (!icmp_ln890_383)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln890_591 = select i1 %icmp_ln890_384, i11 1, i11 %add_ln890_236"   --->   Operation 100 'select' 'select_ln890_591' <Predicate = (!icmp_ln890_383)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.21>
ST_9 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_1242 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2133" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_1242' <Predicate = (!icmp_ln890_383 & !select_ln17440_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_383 & !select_ln17440_1)> <Delay = 0.38>
ST_9 : Operation 103 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_64" [./dut.cpp:17448]   --->   Operation 103 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln17449 = br void" [./dut.cpp:17449]   --->   Operation 104 'br' 'br_ln17449' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 105 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_64" [./dut.cpp:17448]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_383 & select_ln17440_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%fifo_data_26 = phi i64 %local_C_V_load, void, i64 %tmp_1242, void"   --->   Operation 106 'phi' 'fifo_data_26' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, i64 %fifo_data_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_383)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_383)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln17456 = ret" [./dut.cpp:17456]   --->   Operation 109 'ret' 'ret_ln17456' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_11_x2133]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_10_x2132]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_10_1_x2106]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface    ) [ 0000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
local_C_V                 (alloca           ) [ 0011111111110]
buf_data_split_V          (alloca           ) [ 0011111000000]
specmemcore_ln17409       (specmemcore      ) [ 0000000000000]
specmemcore_ln17410       (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr     (getelementptr    ) [ 0011111000000]
buf_data_split_V_addr_131 (getelementptr    ) [ 0011111000000]
br_ln17417                (br               ) [ 0111111000000]
indvar_flatten            (phi              ) [ 0010000000000]
c6_V                      (phi              ) [ 0010000000000]
c7_V                      (phi              ) [ 0010000000000]
add_ln890                 (add              ) [ 0111111000000]
icmp_ln890                (icmp             ) [ 0011111000000]
br_ln890                  (br               ) [ 0000000000000]
add_ln691                 (add              ) [ 0000000000000]
icmp_ln89052              (icmp             ) [ 0000000000000]
select_ln890              (select           ) [ 0001100000000]
select_ln890_586          (select           ) [ 0111111000000]
conv_i113_mid2_v          (partselect       ) [ 0000000000000]
trunc_ln890               (trunc            ) [ 0001100000000]
tmp_s                     (bitconcatenate   ) [ 0000000000000]
zext_ln17423              (zext             ) [ 0000000000000]
local_C_V_addr            (getelementptr    ) [ 0011111000000]
buf_data_V                (load             ) [ 0000000000000]
trunc_ln674               (trunc            ) [ 0000000000000]
store_ln17425             (store            ) [ 0000000000000]
p_Result_1                (partselect       ) [ 0000000000000]
store_ln17425             (store            ) [ 0000000000000]
zext_ln890                (zext             ) [ 0000000000000]
tmp                       (read             ) [ 0000000000000]
buf_data_split_V_addr_132 (getelementptr    ) [ 0000000000000]
store_ln17435             (store            ) [ 0000000000000]
add_ln691_525             (add              ) [ 0111011000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000]
specpipeline_ln17419      (specpipeline     ) [ 0000000000000]
specloopname_ln17419      (specloopname     ) [ 0000000000000]
v2_V                      (load             ) [ 0000000000000]
v1_V                      (load             ) [ 0000000000000]
p_Result_s                (bitconcatenate   ) [ 0000000000000]
store_ln17437             (store            ) [ 0000000000000]
br_ln0                    (br               ) [ 0111111000000]
br_ln17440                (br               ) [ 0000000111110]
indvar_flatten22          (phi              ) [ 0000000010000]
c4_V                      (phi              ) [ 0000000010000]
indvar_flatten8           (phi              ) [ 0000000010000]
c5_V                      (phi              ) [ 0000000010000]
c6_V_102                  (phi              ) [ 0000000010000]
add_ln890_237             (add              ) [ 0000000111110]
icmp_ln890_383            (icmp             ) [ 0000000011110]
br_ln890                  (br               ) [ 0000000000000]
add_ln691_526             (add              ) [ 0000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000]
icmp_ln890_384            (icmp             ) [ 0000000000000]
select_ln17440            (select           ) [ 0000000000000]
cmp_i_i_mid1              (icmp             ) [ 0000000000000]
cmp_i_i53                 (icmp             ) [ 0000000000000]
select_ln17440_1          (select           ) [ 0000000011110]
xor_ln17440               (xor              ) [ 0000000000000]
icmp_ln890_385            (icmp             ) [ 0000000000000]
and_ln17440               (and              ) [ 0000000000000]
select_ln890_587          (select           ) [ 0000000111110]
add_ln691_527             (add              ) [ 0000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
or_ln890                  (or               ) [ 0000000000000]
select_ln890_588          (select           ) [ 0000000000000]
trunc_ln17448             (trunc            ) [ 0000000000000]
trunc_ln17448_1           (trunc            ) [ 0000000000000]
select_ln17440_2          (select           ) [ 0000000000000]
select_ln890_589          (select           ) [ 0000000000000]
tmp_cast                  (bitconcatenate   ) [ 0000000000000]
select_ln890_590          (select           ) [ 0000000111110]
zext_ln17448              (zext             ) [ 0000000000000]
add_ln17448               (add              ) [ 0000000000000]
zext_ln17448_1            (zext             ) [ 0000000000000]
local_C_V_addr_64         (getelementptr    ) [ 0000000011100]
specpipeline_ln17445      (specpipeline     ) [ 0000000000000]
specloopname_ln17445      (specloopname     ) [ 0000000000000]
br_ln17447                (br               ) [ 0000000000000]
add_ln691_528             (add              ) [ 0000000111110]
add_ln890_236             (add              ) [ 0000000000000]
select_ln890_591          (select           ) [ 0000000111110]
tmp_1242                  (read             ) [ 0000000011110]
br_ln0                    (br               ) [ 0000000011110]
local_C_V_load            (load             ) [ 0000000011110]
br_ln17449                (br               ) [ 0000000011110]
fifo_data_26              (phi              ) [ 0000000010010]
write_ln174               (write            ) [ 0000000000000]
br_ln0                    (br               ) [ 0000000111110]
ret_ln17456               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_10_1_x2106">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_10_1_x2106"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_151"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="local_C_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_data_split_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1242_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1242/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_data_split_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_data_split_V_addr_131_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_131/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="local_C_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="4"/>
<pin id="176" dir="0" index="4" bw="9" slack="0"/>
<pin id="177" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="0"/>
<pin id="179" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln17437/6 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2"/>
<pin id="164" dir="0" index="4" bw="1" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17425/3 store_ln17425/3 store_ln17435/4 v2_V/5 v1_V/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_data_split_V_addr_132_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_132/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_C_V_addr_64_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_64/8 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="1"/>
<pin id="188" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="c6_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="c6_V_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="c7_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="c7_V_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten22_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="1"/>
<pin id="221" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten22_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="c4_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="c4_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="4" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten8_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="1"/>
<pin id="243" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten8_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/8 "/>
</bind>
</comp>

<comp id="252" class="1005" name="c5_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="c5_V_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="c6_V_102_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_102 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="c6_V_102_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_102/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="fifo_data_26_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_26 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="fifo_data_26_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="64" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_26/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln890_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln890_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln691_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln89052_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln890_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln890_586_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_586/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="conv_i113_mid2_v_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="4" slack="0"/>
<pin id="329" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln890_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln17423_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17423/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln674_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln890_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln691_525_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="2"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_525/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Result_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln890_237_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_237/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln890_383_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="11" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_383/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln691_526_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_526/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln890_384_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_384/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln17440_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17440/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="cmp_i_i_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="cmp_i_i53_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i53/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln17440_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17440_1/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln17440_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17440/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln890_385_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_385/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln17440_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17440/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln890_587_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="0" index="2" bw="4" slack="0"/>
<pin id="459" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_587/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln691_527_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_527/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln890_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln890_588_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_588/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln17448_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17448/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln17448_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17448_1/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln17440_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17440_2/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln890_589_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_589/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln890_590_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_590/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln17448_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17448/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln17448_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17448/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln17448_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17448_1/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln691_528_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_528/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln890_236_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_236/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln890_591_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="11" slack="0"/>
<pin id="554" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_591/8 "/>
</bind>
</comp>

<comp id="558" class="1005" name="buf_data_split_V_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="buf_data_split_V_addr_131_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="2"/>
<pin id="565" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_131 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln890_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln890_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="577" class="1005" name="select_ln890_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="2"/>
<pin id="579" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="582" class="1005" name="select_ln890_586_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_586 "/>
</bind>
</comp>

<comp id="587" class="1005" name="trunc_ln890_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="2"/>
<pin id="589" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="592" class="1005" name="local_C_V_addr_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="1"/>
<pin id="594" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln691_525_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_525 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln890_237_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_237 "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln890_383_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_383 "/>
</bind>
</comp>

<comp id="612" class="1005" name="select_ln17440_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln17440_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln890_587_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_587 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln890_590_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_590 "/>
</bind>
</comp>

<comp id="626" class="1005" name="local_C_V_addr_64_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="1"/>
<pin id="628" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_64 "/>
</bind>
</comp>

<comp id="631" class="1005" name="add_ln691_528_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_528 "/>
</bind>
</comp>

<comp id="636" class="1005" name="select_ln890_591_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_591 "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_1242_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1242 "/>
</bind>
</comp>

<comp id="646" class="1005" name="local_C_V_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="100" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="102" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="108" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="108" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="112" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="288"><net_src comp="190" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="190" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="201" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="212" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="212" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="296" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="201" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="316" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="308" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="324" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="354"><net_src comp="153" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="153" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="356" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="159" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="159" pin="7"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="153" pin=4"/></net>

<net id="389"><net_src comp="223" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="223" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="234" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="245" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="84" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="256" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="397" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="234" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="403" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="417" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="403" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="86" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="267" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="88" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="403" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="397" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="234" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="409" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="449" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="403" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="267" pin="4"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="463" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="256" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="403" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="449" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="483" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="491" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="94" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="499" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="449" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="463" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="409" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="475" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="542"><net_src comp="475" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="98" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="245" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="403" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="32" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="131" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="566"><net_src comp="139" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="571"><net_src comp="284" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="576"><net_src comp="290" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="308" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="585"><net_src comp="316" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="590"><net_src comp="334" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="595"><net_src comp="147" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="601"><net_src comp="371" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="606"><net_src comp="385" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="611"><net_src comp="391" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="429" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="455" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="624"><net_src comp="515" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="629"><net_src comp="180" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="634"><net_src comp="538" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="639"><net_src comp="550" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="644"><net_src comp="118" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="649"><net_src comp="153" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_10_x2132 | {11 }
 - Input state : 
	Port: C_drain_IO_L1_out_13_x2 : fifo_C_drain_C_drain_IO_L1_out_1_11_x2133 | {9 }
	Port: C_drain_IO_L1_out_13_x2 : fifo_C_drain_PE_10_1_x2106 | {4 }
  - Chain level:
	State 1
		specmemcore_ln17409 : 1
		specmemcore_ln17410 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_131 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89052 : 1
		select_ln890 : 2
		select_ln890_586 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln17423 : 5
		local_C_V_addr : 6
		buf_data_V : 7
	State 3
		trunc_ln674 : 1
		store_ln17425 : 2
		p_Result_1 : 1
		store_ln17425 : 2
	State 4
		buf_data_split_V_addr_132 : 1
		store_ln17435 : 2
	State 5
	State 6
		p_Result_s : 1
		store_ln17437 : 2
	State 7
	State 8
		add_ln890_237 : 1
		icmp_ln890_383 : 1
		br_ln890 : 2
		add_ln691_526 : 1
		icmp_ln890_384 : 1
		select_ln17440 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i53 : 1
		select_ln17440_1 : 3
		xor_ln17440 : 2
		icmp_ln890_385 : 1
		and_ln17440 : 2
		select_ln890_587 : 2
		add_ln691_527 : 3
		or_ln890 : 2
		select_ln890_588 : 2
		trunc_ln17448 : 4
		trunc_ln17448_1 : 1
		select_ln17440_2 : 2
		select_ln890_589 : 5
		tmp_cast : 6
		select_ln890_590 : 2
		zext_ln17448 : 3
		add_ln17448 : 4
		zext_ln17448_1 : 5
		local_C_V_addr_64 : 6
		br_ln17447 : 4
		add_ln691_528 : 3
		add_ln890_236 : 1
		select_ln890_591 : 2
	State 9
	State 10
	State 11
		write_ln174 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_284     |    0    |    18   |
|          |     add_ln691_fu_296     |    0    |    14   |
|          |   add_ln691_525_fu_371   |    0    |    12   |
|          |   add_ln890_237_fu_385   |    0    |    18   |
|    add   |   add_ln691_526_fu_397   |    0    |    12   |
|          |   add_ln691_527_fu_463   |    0    |    12   |
|          |    add_ln17448_fu_527    |    0    |    16   |
|          |   add_ln691_528_fu_538   |    0    |    13   |
|          |   add_ln890_236_fu_544   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_290    |    0    |    11   |
|          |    icmp_ln89052_fu_302   |    0    |    9    |
|          |   icmp_ln890_383_fu_391  |    0    |    11   |
|   icmp   |   icmp_ln890_384_fu_403  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_417   |    0    |    9    |
|          |     cmp_i_i53_fu_423     |    0    |    9    |
|          |   icmp_ln890_385_fu_443  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_308   |    0    |    5    |
|          |  select_ln890_586_fu_316 |    0    |    7    |
|          |   select_ln17440_fu_409  |    0    |    5    |
|          |  select_ln17440_1_fu_429 |    0    |    2    |
|  select  |  select_ln890_587_fu_455 |    0    |    4    |
|          |  select_ln890_588_fu_475 |    0    |    6    |
|          |  select_ln17440_2_fu_491 |    0    |    4    |
|          |  select_ln890_589_fu_499 |    0    |    4    |
|          |  select_ln890_590_fu_515 |    0    |    5    |
|          |  select_ln890_591_fu_550 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |    xor_ln17440_fu_437    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |    and_ln17440_fu_449    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_469     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_112     |    0    |    0    |
|          |   tmp_1242_read_fu_118   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_124 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_324 |    0    |    0    |
|          |     p_Result_1_fu_356    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_334    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_351    |    0    |    0    |
|          |   trunc_ln17448_fu_483   |    0    |    0    |
|          |  trunc_ln17448_1_fu_487  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_338       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_376    |    0    |    0    |
|          |      tmp_cast_fu_507     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln17423_fu_346   |    0    |    0    |
|   zext   |     zext_ln890_fu_367    |    0    |    0    |
|          |    zext_ln17448_fu_523   |    0    |    0    |
|          |   zext_ln17448_1_fu_533  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   262   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      add_ln691_525_reg_598      |    5   |
|      add_ln691_528_reg_631      |    6   |
|      add_ln890_237_reg_603      |   11   |
|        add_ln890_reg_568        |   11   |
|buf_data_split_V_addr_131_reg_563|    1   |
|  buf_data_split_V_addr_reg_558  |    1   |
|           c4_V_reg_230          |    4   |
|           c5_V_reg_252          |    5   |
|         c6_V_102_reg_263        |    6   |
|           c6_V_reg_197          |    7   |
|           c7_V_reg_208          |    5   |
|       fifo_data_26_reg_274      |   64   |
|      icmp_ln890_383_reg_608     |    1   |
|        icmp_ln890_reg_573       |    1   |
|     indvar_flatten22_reg_219    |   11   |
|     indvar_flatten8_reg_241     |   11   |
|      indvar_flatten_reg_186     |   11   |
|    local_C_V_addr_64_reg_626    |    9   |
|      local_C_V_addr_reg_592     |    9   |
|      local_C_V_load_reg_646     |   64   |
|     select_ln17440_1_reg_612    |    1   |
|     select_ln890_586_reg_582    |    7   |
|     select_ln890_587_reg_616    |    4   |
|     select_ln890_590_reg_621    |    5   |
|     select_ln890_591_reg_636    |   11   |
|       select_ln890_reg_577      |    5   |
|         tmp_1242_reg_641        |   64   |
|       trunc_ln890_reg_587       |    1   |
+---------------------------------+--------+
|              Total              |   341  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_159 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_159 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   262  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   373  |   327  |
+-----------+--------+--------+--------+--------+
