# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Testbench_func_synth.v" \

sv xil_defaultlib  \
"../../../../../Hex_Calculator.srcs/sources_1/new/Testbench.sv" \

# Do not sort compile order
nosort
