#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Nov  9 14:47:21 2024
# Process ID: 130934
# Current directory: /home/bok/dev/16Bit_FPU/16Bit_FPU.runs/synth_1
# Command line: vivado -log add_sub.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_sub.tcl
# Log file: /home/bok/dev/16Bit_FPU/16Bit_FPU.runs/synth_1/add_sub.vds
# Journal file: /home/bok/dev/16Bit_FPU/16Bit_FPU.runs/synth_1/vivado.jou
# Running On        :bok
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :794.341 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16448 MB
# Swap memory       :17179 MB
# Total Virtual     :33628 MB
# Available Virtual :24989 MB
#-----------------------------------------------------------
source add_sub.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1401.062 ; gain = 48.805 ; free physical = 1073 ; free virtual = 23508
Command: read_checkpoint -auto_incremental -incremental /home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/utils_1/imports/synth_1/pre_norm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/utils_1/imports/synth_1/pre_norm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top add_sub -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130955
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.621 ; gain = 416.715 ; free physical = 293 ; free virtual = 22718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_sub' [/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/add_sub.v:3]
INFO: [Synth 8-226] default block is never used [/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/add_sub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (0#1) [/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/add_sub.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.559 ; gain = 493.652 ; free physical = 162 ; free virtual = 22589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1927.402 ; gain = 508.496 ; free physical = 178 ; free virtual = 22605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.406 ; gain = 516.500 ; free physical = 178 ; free virtual = 22605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1944.312 ; gain = 525.406 ; free physical = 177 ; free virtual = 22605
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   40 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 30    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design add_sub has port dbgA[39] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[38] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[37] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[36] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[35] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[34] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[33] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[32] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[31] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[30] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[29] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[28] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgA[27] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[39] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[38] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[37] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[36] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[35] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[34] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[33] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[32] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[31] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[30] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[29] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[28] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port dbgB[27] driven by constant 0
WARNING: [Synth 8-3917] design add_sub has port outSign driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2082.766 ; gain = 663.859 ; free physical = 995 ; free virtual = 22562
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 991 ; free virtual = 22558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 991 ; free virtual = 22558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     4|
|4     |LUT2   |    57|
|5     |LUT3   |    34|
|6     |LUT4   |    32|
|7     |LUT5   |    31|
|8     |LUT6   |    55|
|9     |FDRE   |     4|
|10    |FDSE   |     1|
|11    |IBUF   |    32|
|12    |OBUF   |   131|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   391|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.734 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.742 ; gain = 667.828 ; free physical = 1078 ; free virtual = 22547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.641 ; gain = 0.000 ; free physical = 1363 ; free virtual = 22832
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.449 ; gain = 0.000 ; free physical = 1329 ; free virtual = 22780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e7b37213
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.449 ; gain = 808.512 ; free physical = 1329 ; free virtual = 22780
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1721.049; main = 1453.062; forked = 396.199
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3106.457; main = 2224.453; forked = 1025.688
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.461 ; gain = 0.000 ; free physical = 1329 ; free virtual = 22780
INFO: [Common 17-1381] The checkpoint '/home/bok/dev/16Bit_FPU/16Bit_FPU.runs/synth_1/add_sub.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file add_sub_utilization_synth.rpt -pb add_sub_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 14:47:45 2024...
