# üß† CPU Pipeline Simulator
![Python](https://img.shields.io/badge/Python-3.10%2B-blue)
![Architecture](https://img.shields.io/badge/Computer%20Architecture-Pipeline%20Simulation-green)
![Status](https://img.shields.io/badge/Status-Complete-success)

A **cycle-accurate 5-stage CPU pipeline simulator** that models **instruction-level parallelism**, **RAW data hazards**, and **stall/bubble behavior**, with **quantitative performance analysis** using **NumPy**, **Pandas**, and **Matplotlib**.

---

## üöÄ Highlights

- ‚è±Ô∏è **Cycle-accurate simulation**
- üîÅ **RAW data hazard detection**
- üß± **Pipeline stalls & bubble insertion**
- üìä **CPI, stall rate, and pipeline utilization analysis**
- üìà **Matplotlib performance visualizations**
- üß™ **User-defined or hardcoded instruction streams**
- üíæ **CSV export of per-cycle pipeline trace**

---

## üèóÔ∏è Pipeline Architecture

Classic **5-stage in-order pipeline**:

```
IF  ‚Üí  ID  ‚Üí  EX  ‚Üí  MEM  ‚Üí  WB
```

Each cycle, the simulator:
- Advances instructions through pipeline stages
- Detects **Read-After-Write (RAW)** hazards
- Inserts **bubbles (NOPs)** when required
- Logs the state of every stage

---

## üß© Instruction Format

Supported R-type ALU instructions:

```
OP dst src1 src2
```

Example:
```
ADD x1 x2 x3
SUB x9 x1 x8
```

- `OP`  : Arithmetic operation (`ADD`, `SUB`)
- `dst` : Destination register
- `src` : Source registers

> Bubbles are modeled internally as NOP-equivalent pipeline entries.

---

## ‚ö†Ô∏è Hazard Model

- Detects **RAW hazards** in the **ID stage**
- An instruction stalls if it reads a register written by an older instruction in:
  - **EX**
  - **MEM**
- **WB is treated as architecturally complete**, matching standard textbook timing
- Stall behavior:
  - IF & ID are frozen
  - A bubble is injected into EX
  - Older instructions continue to drain

---

## üß™ Example Execution Trace

```
Cycle | IF               | ID               | EX               | MEM              | WB
------|------------------|------------------|------------------|------------------|----------------
1     | ADD x1<-x2,x3    | ----             | ----             | ----             | ----
2     | ADD x4<-x1,x5    | ADD x1<-x2,x3    | ----             | ----             | ----
3     | ADD x8<-x6,x7    | ADD x4<-x1,x5    | ADD x1<-x2,x3    | ----             | ----
4     | (stall)          | ADD x4<-x1,x5    | ----             | ADD x1<-x2,x3    | ----
```

---

## üìä Performance Metrics

Derived **directly from the per-cycle trace**:

- **Total cycles**
- **Instructions retired**
- **Stall cycles & stall rate**
- **Cycles Per Instruction (CPI)**
- **Average pipeline occupancy**

All statistics are computed using **Pandas** and **NumPy**, not hardcoded counters.

---

## üìà Visualizations

- **Pipeline occupancy vs. cycle**  
  Shows pipeline fill, stalls, and drain behavior over time

- **Stall cycles timeline**  
  Binary view of stall insertion across execution

*(Plots generated using Matplotlib)*

---

## üìÅ Project Structure

```
cpu-pipeline-sim/
‚îú‚îÄ‚îÄ instruction.py      # Instruction data model
‚îú‚îÄ‚îÄ pipeline.py         # Pipeline + hazard logic
‚îú‚îÄ‚îÄ user_input.py       # Interactive instruction input
‚îú‚îÄ‚îÄ main.py             # Simulation driver & analysis
‚îú‚îÄ‚îÄ program_data.csv    # Exported per-cycle trace
‚îî‚îÄ‚îÄ README.md
```

---

## üõ†Ô∏è Requirements

- Python **3.10+**
- NumPy
- Pandas
- Matplotlib

Install dependencies:
```bash
pip install numpy pandas matplotlib
```

---

## ‚ñ∂Ô∏è Running the Simulator

```bash
python main.py
```

- Supports **hardcoded** or **user-entered** instruction streams
- Automatically generates:
  - Console metrics
  - CSV trace
  - Performance plots

---

## üí° Skills Demonstrated

- Computer Architecture & Pipeline Design
- Cycle-level performance modeling
- Hazard detection & stall control
- Python software engineering
- Data analysis with Pandas & NumPy
- Visualization with Matplotlib

---

## üîÆ Future Extensions

- üîÅ Data forwarding / bypassing
- üì¶ Load/store instructions
- üåø Control hazards & branch modeling
- ‚öôÔ∏è Configurable pipeline depth
- üìê Comparative CPI analysis across designs

---

## ¬© Copyright & Usage

¬© **Apiwich Sumeksri**. All rights reserved.

This repository and its contents are the intellectual property of **Apiwich Sumeksri**.  
No part of this project may be copied, modified, distributed, or used for commercial purposes without **explicit written permission** from the author.

This project is shared publicly **for portfolio and educational demonstration purposes only**.

---

