{
  "version": "1.0",
  "timestamp": "2026-01-28T00:00:00+08:00",
  "search_terms": {
    "dialect": "Arc",
    "failing_pass": "LowerStatePass",
    "crash_type": "assertion",
    "crash_signature": "state type must have a known bit width; got '!llhd.ref<i6>'",
    "keywords": [
      "arcilator",
      "inout",
      "LowerState",
      "StateType",
      "llhd.ref",
      "bit width",
      "assertion",
      "ModuleLowering",
      "computeLLVMBitWidth"
    ]
  },
  "search_queries": [
    "arcilator inout",
    "StateType llhd.ref",
    "LowerState assertion",
    "arcilator bit width",
    "arcilator crash",
    "computeLLVMBitWidth",
    "label:Arc",
    "inout port arcilator",
    "llhd.ref"
  ],
  "total_searched": 14,
  "recommendation": "likely_new",
  "top_score": 5.5,
  "top_issue": {
    "number": 4916,
    "title": "[Arc] LowerState: nested arc.state get pulled in wrong clock tree",
    "url": "https://github.com/llvm/circt/issues/4916",
    "state": "OPEN",
    "similarity_score": 5.5,
    "matched_keywords": [
      "title:LowerState",
      "failing_pass",
      "label:Arc"
    ]
  },
  "issues": [
    {
      "number": 4916,
      "title": "[Arc] LowerState: nested arc.state get pulled in wrong clock tree",
      "url": "https://github.com/llvm/circt/issues/4916",
      "state": "OPEN",
      "similarity_score": 5.5,
      "matched_keywords": [
        "title:LowerState",
        "failing_pass",
        "label:Arc"
      ]
    },
    {
      "number": 9467,
      "title": "[circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)",
      "url": "https://github.com/llvm/circt/issues/9467",
      "state": "OPEN",
      "similarity_score": 4.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc",
        "title:arcilator"
      ]
    },
    {
      "number": 9260,
      "title": "Arcilator crashes in Upload Release Artifacts CI",
      "url": "https://github.com/llvm/circt/issues/9260",
      "state": "OPEN",
      "similarity_score": 4.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc",
        "title:arcilator"
      ]
    },
    {
      "number": 8484,
      "title": "[arcilator] Add functionality to the arcilator runtime library",
      "url": "https://github.com/llvm/circt/issues/8484",
      "state": "OPEN",
      "similarity_score": 4.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc",
        "title:arcilator"
      ]
    },
    {
      "number": 8212,
      "title": "[arcilator] Install configuration missing for arcilator-runtime.h",
      "url": "https://github.com/llvm/circt/issues/8212",
      "state": "OPEN",
      "similarity_score": 4.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc",
        "title:arcilator"
      ]
    },
    {
      "number": 8825,
      "title": "[LLHD] Switch from hw.inout to a custom signal reference type",
      "url": "https://github.com/llvm/circt/issues/8825",
      "state": "OPEN",
      "similarity_score": 4.0,
      "matched_keywords": [
        "body:llhd.ref",
        "body:inout",
        "title:inout"
      ]
    },
    {
      "number": 9337,
      "title": "[arcilator] The position of the passthrough calling",
      "url": "https://github.com/llvm/circt/issues/9337",
      "state": "OPEN",
      "similarity_score": 3.5,
      "matched_keywords": [
        "label:Arc",
        "title:arcilator"
      ]
    },
    {
      "number": 6810,
      "title": "[Arc] Add basic assertion support",
      "url": "https://github.com/llvm/circt/issues/6810",
      "state": "OPEN",
      "similarity_score": 3.5,
      "matched_keywords": [
        "title:assertion",
        "label:Arc"
      ]
    },
    {
      "number": 8232,
      "title": "[Arc] Flatten public modules",
      "url": "https://github.com/llvm/circt/issues/8232",
      "state": "OPEN",
      "similarity_score": 2.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc"
      ]
    },
    {
      "number": 6373,
      "title": "[Arc] Support hw.wires of aggregate types",
      "url": "https://github.com/llvm/circt/issues/6373",
      "state": "OPEN",
      "similarity_score": 2.5,
      "matched_keywords": [
        "body:arcilator",
        "label:Arc"
      ]
    }
  ],
  "scoring_weights": {
    "title_keyword_match": 2.0,
    "body_keyword_match": 1.0,
    "assertion_message_match": 3.0,
    "dialect_label_match": 1.5,
    "failing_pass_match": 2.0
  }
}
