{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 333,
	"finish__design__instance__area__class:buffer": 21930,
	"finish__design__instance__count__class:clock_buffer": 31,
	"finish__design__instance__area__class:clock_buffer": 4984.36,
	"finish__design__instance__count__class:timing_repair_buffer": 243,
	"finish__design__instance__area__class:timing_repair_buffer": 11351.7,
	"finish__design__instance__count__class:inverter": 30,
	"finish__design__instance__area__class:inverter": 575.77,
	"finish__design__instance__count__class:clock_inverter": 21,
	"finish__design__instance__area__class:clock_inverter": 530.611,
	"finish__design__instance__count__class:sequential_cell": 591,
	"finish__design__instance__area__class:sequential_cell": 50966.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2379,
	"finish__design__instance__area__class:multi_input_combinational_cell": 106145,
	"finish__design__instance__count": 3631,
	"finish__design__instance__area": 196501,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.00312,
	"finish__clock__skew__setup": 0.0370263,
	"finish__clock__skew__hold": 0.0370263,
	"finish__timing__drv__max_slew_limit": 0.695927,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.846766,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.423394,
	"finish__power__switching__total": 0.175236,
	"finish__power__leakage__total": 1.74104e-06,
	"finish__power__total": 0.598632,
	"finish__design__io": 147,
	"finish__design__die__area": 423860,
	"finish__design__core__area": 415079,
	"finish__design__instance__count": 4272,
	"finish__design__instance__area": 200119,
	"finish__design__instance__count__stdcell": 4272,
	"finish__design__instance__area__stdcell": 200119,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.482124,
	"finish__design__instance__utilization__stdcell": 0.482124,
	"finish__design__rows": 127,
	"finish__design__rows:GF018hv5v_green_sc9": 127,
	"finish__design__sites": 147066,
	"finish__design__sites:GF018hv5v_green_sc9": 147066,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}