 
set ::env(PROJECT_NAME) lpif_txrx_x2_f1
set ::env(DESIGN_TOP) lpif_txrx_x2_f1_master_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/lpif/lpif_txrx_x2_f1
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/lpif/lpif_txrx_x2_f1/lpif_txrx_x2_f1_master_top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
