/* 
cache coherency invalidate base protocol
Author: Mehran Goli
Version: 1.0
Date: 17-8-2019
*/
`define cach_size 10
`define data_siz 8 
`define n_cashe 3 
`define sel_siz 2 
`define address_rang 4 
// 7bit data & 1bit valid
