$date
	Tue Oct 31 00:02:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module state_tb $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ t [1:0] $end
$var reg 1 % x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 & f $end
$var wire 1 ' g $end
$var wire 1 # reset $end
$var wire 2 ( t [1:0] $end
$var wire 1 % x $end
$var wire 2 ) q [1:0] $end
$scope module stage1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 & t $end
$var reg 1 * q $end
$upscope $end
$scope module stage2 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ' t $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
b0 )
b0 (
1'
0&
0%
b0 $
1#
0"
b0 !
$end
#20
b0 !
b0 )
0+
0'
0#
1%
1"
#40
1'
1&
b1 $
b1 (
0"
#60
1+
b11 !
b11 )
1*
0&
1'
0%
b0 $
b0 (
1"
#80
0'
1&
b1 $
b1 (
0"
#100
b1 !
b1 )
0*
1"
#120
0&
0'
1%
b11 $
b11 (
0"
#140
1"
