// Seed: 1095236894
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  if (1) logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
) (
    output wire  id_0,
    input  uwire _id_1,
    output uwire id_2
);
  assign id_0 = -1;
  wire [id_1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_0 = id_1;
  assign id_2 = -1;
  logic [1 'b0 : -1] id_5;
  parameter id_6 = "";
  always
    if (-1) id_5 = 1;
    else assume (id_4);
endmodule
