task loadmem;
	begin
//---- input neuron #0 ----
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_0_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_1_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_2_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_3_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_4_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_5_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_6_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA0.IB0.IC0.ID0.IE0.DLTCH_7_.Q = 0;
//---- input neuron #1 ----
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_0_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_1_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_2_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_3_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_4_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_5_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_6_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA1.IB0.IC0.ID0.IE0.DLTCH_7_.Q = 0;
//---- input neuron #2 ----
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_0_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_1_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_2_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_3_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_4_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_5_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_6_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA2.IB0.IC0.ID0.IE0.DLTCH_7_.Q = 0;
//---- input neuron #3 ----
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_0_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_1_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_2_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_3_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_4_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_5_.Q = 0;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_6_.Q = 1;
		force ITR_INFERENCE_sim.ICOR.ILAYER_BUFFER.I_X5.IA3.IB0.IC0.ID0.IE0.DLTCH_7_.Q = 1;
//---- LAYER 1 descriptor ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[0][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[0][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[0][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[0][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[0][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[0][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[0][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[0][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[0][0] = 0;

//---- LAYER 1 input neuron #0 weight for output neuron #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[1][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[1][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[1][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[1][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[1][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[1][0] = 0;

//---- LAYER 1 input neuron #1 weight for output neuron #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[2][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[2][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[2][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[2][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[2][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[2][0] = 0;

//---- LAYER 1 input neuron #2 weight for output neuron #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[3][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[3][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[3][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[3][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[3][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[3][0] = 0;

//---- LAYER 1 input neuron #3 weight for output neuron #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[4][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[4][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[4][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[4][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[4][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[4][0] = 0;

//---- LAYER 1 output neuron #0 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[5][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[5][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[5][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[5][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[5][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[5][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[5][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[5][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[5][0] = 0;

//---- LAYER 1 input neuron #0 weight for output neuron #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[6][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[6][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[6][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[6][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[6][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[6][0] = 0;

//---- LAYER 1 input neuron #1 weight for output neuron #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[7][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[7][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[7][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[7][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[7][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[7][0] = 0;

//---- LAYER 1 input neuron #2 weight for output neuron #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[8][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[8][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[8][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[8][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[8][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[8][0] = 0;

//---- LAYER 1 input neuron #3 weight for output neuron #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[9][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[9][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[9][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[9][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[9][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[9][0] = 0;

//---- LAYER 1 output neuron #1 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[10][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[10][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[10][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[10][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[10][0] = 0;

//---- LAYER 1 input neuron #0 weight for output neuron #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[11][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[11][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[11][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[11][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[11][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[11][0] = 0;

//---- LAYER 1 input neuron #1 weight for output neuron #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[12][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[12][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[12][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[12][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[12][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[12][0] = 0;

//---- LAYER 1 input neuron #2 weight for output neuron #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[13][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[13][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[13][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[13][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[13][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[13][0] = 0;

//---- LAYER 1 input neuron #3 weight for output neuron #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[14][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[14][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[14][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[14][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[14][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[14][0] = 0;

//---- LAYER 1 output neuron #2 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[15][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[15][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[15][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[15][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[15][0] = 0;

//---- LAYER 2 descriptor ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[16][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[16][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[16][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[16][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[16][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[16][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[16][0] = 1;

//---- LAYER 2 output neuron #0 descriptor #1 with 3 connections ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[17][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[17][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[17][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[17][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[17][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[17][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[17][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[17][0] = 1;
//---- LAYER 2 output neuron #0 weights for connection #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[18][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[18][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[18][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[18][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[18][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[18][0] = 0;

//---- LAYER 2 output neuron #0 weights for connection #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[19][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[19][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[19][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[19][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[19][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[19][0] = 0;

//---- LAYER 2 output neuron #0 weights for connection #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[20][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[20][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[20][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[20][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[20][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[20][0] = 0;

//---- LAYER 2 output neuron #0 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[21][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[21][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[21][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[21][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[21][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[21][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[21][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[21][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[21][0] = 0;

//---- LAYER 2 output neuron #1 descriptor #0 with 3 connections + continue ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[22][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[22][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[22][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[22][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[22][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[22][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[22][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[22][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[22][0] = 1;
//---- LAYER 2 output neuron #1 weights for connection #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[23][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[23][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[23][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[23][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[23][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[23][0] = 0;

//---- LAYER 2 output neuron #1 weights for connection #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[24][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[24][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[24][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[24][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[24][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[24][0] = 0;

//---- LAYER 2 output neuron #1 weights for connection #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[25][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[25][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[25][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[25][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[25][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[25][0] = 0;

//---- LAYER 2 output neuron #1 descriptor #2 with 3 connections ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[26][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[26][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[26][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[26][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[26][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[26][0] = 1;
//---- LAYER 2 output neuron #1 weights for connection #3 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[27][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[27][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[27][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[27][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[27][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[27][0] = 0;

//---- LAYER 2 output neuron #1 weights for connection #4 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[28][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[28][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[28][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[28][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[28][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[28][0] = 0;

//---- LAYER 2 output neuron #1 weights for connection #5 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[29][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[29][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[29][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[29][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[29][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[29][0] = 0;

//---- LAYER 2 output neuron #1 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[30][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[30][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[30][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[30][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[30][0] = 0;

//---- LAYER 1 RECURSIVE descriptor ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[31][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[31][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[31][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[31][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[31][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[31][0] = 0;

//---- LAYER 2 copy descriptor ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[32][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[32][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[32][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[32][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[32][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[32][0] = 1;

//---- LAYER 2 copy output neuron #0 descriptor #1 with 3 connections ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[33][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[33][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[33][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[33][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[33][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[33][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[33][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[33][0] = 1;
//---- LAYER 2 copy output neuron #0 weights for connection #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[34][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[34][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[34][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[34][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[34][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[34][0] = 0;

//---- LAYER 2 copy output neuron #0 weights for connection #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[35][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[35][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[35][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[35][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[35][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[35][0] = 0;

//---- LAYER 2 copy output neuron #0 weights for connection #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[36][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[36][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[36][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[36][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[36][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[36][0] = 0;

//---- LAYER 2 copy output neuron #0 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[37][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[37][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[37][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[37][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[37][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[37][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[37][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[37][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[37][0] = 0;

//---- LAYER 2 copy output neuron #1 descriptor #0 with 3 connections + continue ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[38][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[38][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[38][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[38][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[38][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[38][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[38][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[38][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[38][0] = 1;
//---- LAYER 2 copy output neuron #1 weights for connection #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[39][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[39][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[39][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[39][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[39][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[39][0] = 0;

//---- LAYER 2 copy output neuron #1 weights for connection #1 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[40][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[40][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[40][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[40][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[40][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[40][0] = 0;

//---- LAYER 2 copy output neuron #1 weights for connection #2 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[41][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[41][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[41][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[41][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[41][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[41][0] = 0;

//---- LAYER 2 copy output neuron #1 descriptor #2 with 3 connections ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[42][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[42][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[42][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[42][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[42][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[42][0] = 1;
//---- LAYER 2 copy output neuron #1 weights for connection #3 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[43][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[43][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[43][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[43][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[43][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[43][0] = 0;

//---- LAYER 2 copy output neuron #1 weights for connection #4 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[44][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[44][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[44][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[44][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[44][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[44][0] = 0;

//---- LAYER 2 copy output neuron #1 weights for connection #5 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[45][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[45][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[45][0] = 1;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[45][0] = 1;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[45][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[45][0] = 0;

//---- LAYER 2 copy output neuron #1 bias byte #0 ----
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_0_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_1_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_2_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_3_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_4_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_5_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_6_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_7_.MainMem[46][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_8_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_9_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_10_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_11_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_12_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_13_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_14_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_15_.MainMem[46][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_19_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_20_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_21_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_22_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_23_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_24_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_25_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_26_.MainMem[46][0] = 0;

		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_27_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_28_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_29_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_30_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_31_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_32_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_33_.MainMem[46][0] = 0;
		ITR_INFERENCE_sim.ICOR.ITLE2.ITLE1_A.IARY4.SA1_34_.MainMem[46][0] = 0;

	end
endtask
