
<html><head><title>A RVM-Based Workflow</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668824" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="A RVM-Based Workflow" />
<meta name="Keywords" content="RVM-Based Workflow" />
<meta name="topic_type" content="process" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Analog Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling,Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668824" />
<meta name="NextFile" content="Verilog-AMS_Real_Number_Modeling.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Benefits_of_Using_Real_Number_Modeling.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- A RVM-Based Workflow" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Benefits_of_Using_Real_Number_Modeling.html" title="Benefits_of_Using_Real_Number_Modeling">Benefits_of_Using_Real_Number_ ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Verilog-AMS_Real_Number_Modeling.html" title="Verilog-AMS_Real_Number_Modeling">Verilog-AMS_Real_Number_Modeli ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>A RVM-Based Workflow</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>From a high-level point of view, a mixed-signal flow including real-number modeling could look as follows.</p>

<p>Concept Engineering is developing the system-level view of the chip. Architectural trade-offs are made based on the system-level simulation. This is also the starting point for the baseline specification for the building blocks. For the system-level simulation, top-down models are used (See the&#160;<a href="#ARVMBasedWorkflow-ConceptEngineering">Concept Engineering View</a> figure). Using the real number models is an attractive possibility because it enables the connect engineer to use the same simulation environment as the detailed block implementation. Thus, the real number models are used as initial specifications for the block-level implementation and are exchanged seamlessly between the concept and block-level flows.</p>

<p>Besides the specification and interface definitions, a high-level verification plan is developed based on the implemented features and blocks.</p>
<span class="content-title" id="Figure-1.1"><strong>Figure 1.1:</strong> <span class="confluence-anchor-link" id="ARVMBasedWorkflow-ConceptEngineering"></span>Concept Engineering View</span>
<p><br /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498765.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-8_11-25-38.png" data-linked-resource-id="443498765" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498765.png" /></span></p>

<p>The digital block-level implementation and verification flows are mainly based on languages, such as VHDL and Verilog. Tests are created in the design language or special verification languages, such as e or SystemVerilog as shown in the following figure.&#160;</p>

<p>The verification plan is updated, if needed, based on the implementation details and features of each digital block.</p>
<span class="content-title" id="Figure-1.2"><strong>Figure 1.2:</strong> Pure Digital Testbench</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498764.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-8_11-27-10.png" data-linked-resource-id="443498764" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498764.png" /></span><br />Over time, the number of blocks and the number of tests grow as shown in the following figure. Due to the high simulation performance, a large set of digital blocks in a complex testbench is mostly uncritical from the simulation point of view.</p>

<p>The pure digital verification results are captured in the Verification metric (coverage).</p>
<span class="content-title" id="Figure-1.3"><strong>Figure 1.3:</strong> Top-level Digital Testbench</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498763.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-8_11-28-32.png" data-linked-resource-id="443498763" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498763.png" /></span></p>

<p>A similar process is followed on the pure analog implementation side as shown in the following figure. However, the implementation and simulation environment are different. Analog users mostly use the Virtuoso Analog Design Environment (ADE) as their working environment. The testbench is a schematic. There are often different test benches and ADE states for a single analog block. For example, for an AC configuration and a transient simulation.</p>

<p>Verification is often based on visual waveform inspection. Given the level of detail and size of the blocks, this is not a limiting factor for the analog designer.</p>

<p>To improve simulation performance for top-level verification, a real value model needs to be created. This model is validated with the same analog testbench used for the transistor model to ensure whether the functionality matches the transistor-level reference or not as shown in the following figure.</p>

<p>The model validation process is scheduled as a regression run to ensure that the model stays in sync with potential design changes later in the flow.</p>
<span class="content-title" id="Figure-1.4"><strong>Figure 1.4:</strong> Verifying the wreal Model in the Analog Environment</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498761.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-9_12-27-4.png" data-linked-resource-id="443498761" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498761.png" /></span></p>

<p>Both the analog and digital implementation flows are often mixed-signal where the analog part is represented as the transistor-level model or behavioral real model for functional verification as shown in the following figure. The detailed analog/digital performance verification, such as impedance matching, noise/gain levels needs to be verified as completely as possible at this block-level since the simulation performance does allow a very accurate transistor-level simulation.</p>

<p>This is a critical verification step in the overall chip verification task. The top-level verification based on real values is complementary to these low-level verification tasks. They are not replacing them by any means.&#160;</p>
<span class="content-title" id="Figure-1.5"><strong>Figure 1.5:</strong> Mixed-Signal Block-Level Test</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498760.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-9_12-28-52.png" data-linked-resource-id="443498760" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498760.png" /></span></p>

<p>As shown in the following figure, for the top-level verification, all analog content is replaced by the real value models. This ensures a high simulation performance that is required for the top-level verification tasks.</p>
<span class="content-title" id="Figure-1.6"><strong>Figure 1.6:</strong> Top-level wreal Testbench</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498758/443498759.png" data-linked-resource-container-id="443498758" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-7-9_12-29-25.png" data-linked-resource-id="443498759" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/443498758/443498759.png" /></span></p>

<p>Once the main functional verification is done at a high level of abstraction, it might be necessary to replace some critical blocks with the transistor-level representation again to ensure that all analog effects are correctly verified.</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Benefits_of_Using_Real_Number_Modeling.html" id="prev" title="Benefits_of_Using_Real_Number_Modeling">Benefits_of_Using_Real_Number_ ...</a></em></b><b><em><a href="Verilog-AMS_Real_Number_Modeling.html" id="nex" title="Verilog-AMS_Real_Number_Modeling">Verilog-AMS_Real_Number_Modeli ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>