
Atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  00001fd2  00002066  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001fd2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000e2  00800152  00800152  000020b8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000020b8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000020e8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000328  00000000  00000000  00002124  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00009b9c  00000000  00000000  0000244c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000164e  00000000  00000000  0000bfe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000024b3  00000000  00000000  0000d636  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000808  00000000  00000000  0000faec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000013a5  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000211b  00000000  00000000  00011699  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000298  00000000  00000000  000137b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 55 00 	jmp	0xaa	; 0xaa <__ctors_end>
       4:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
       8:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
       c:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      10:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      14:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      18:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      1c:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      20:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      24:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      28:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      2c:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      30:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      34:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      38:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      3c:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      40:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      44:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      48:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__vector_18>
      4c:	0c 94 0d 0c 	jmp	0x181a	; 0x181a <__vector_19>
      50:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      54:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__vector_21>
      58:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      5c:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      60:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      64:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__bad_interrupt>
      68:	98 06       	cpc	r9, r24
      6a:	9c 06       	cpc	r9, r28
      6c:	a0 06       	cpc	r10, r16
      6e:	a4 06       	cpc	r10, r20
      70:	a8 06       	cpc	r10, r24
      72:	ac 06       	cpc	r10, r28
      74:	b0 06       	cpc	r11, r16
      76:	14 07       	cpc	r17, r20
      78:	1a 07       	cpc	r17, r26
      7a:	20 07       	cpc	r18, r16
      7c:	26 07       	cpc	r18, r22
      7e:	2c 07       	cpc	r18, r28
      80:	35 07       	cpc	r19, r21
      82:	3e 07       	cpc	r19, r30
      84:	47 07       	cpc	r20, r23
      86:	4d 07       	cpc	r20, r29
      88:	56 07       	cpc	r21, r22
      8a:	5f 07       	cpc	r21, r31
      8c:	68 07       	cpc	r22, r24
      8e:	6e 07       	cpc	r22, r30
      90:	77 07       	cpc	r23, r23
      92:	80 07       	cpc	r24, r16
      94:	9f 07       	cpc	r25, r31
      96:	a3 07       	cpc	r26, r19
      98:	a7 07       	cpc	r26, r23
      9a:	ab 07       	cpc	r26, r27
      9c:	af 07       	cpc	r26, r31
      9e:	b3 07       	cpc	r27, r19
      a0:	b7 07       	cpc	r27, r23
      a2:	bb 07       	cpc	r27, r27
      a4:	bf 07       	cpc	r27, r31
      a6:	c3 07       	cpc	r28, r19
      a8:	c7 07       	cpc	r28, r23

000000aa <__ctors_end>:
      aa:	11 24       	eor	r1, r1
      ac:	1f be       	out	0x3f, r1	; 63
      ae:	cf ef       	ldi	r28, 0xFF	; 255
      b0:	d8 e0       	ldi	r29, 0x08	; 8
      b2:	de bf       	out	0x3e, r29	; 62
      b4:	cd bf       	out	0x3d, r28	; 61

000000b6 <__do_copy_data>:
      b6:	11 e0       	ldi	r17, 0x01	; 1
      b8:	a0 e0       	ldi	r26, 0x00	; 0
      ba:	b1 e0       	ldi	r27, 0x01	; 1
      bc:	e2 ed       	ldi	r30, 0xD2	; 210
      be:	ff e1       	ldi	r31, 0x1F	; 31
      c0:	02 c0       	rjmp	.+4      	; 0xc6 <__do_copy_data+0x10>
      c2:	05 90       	lpm	r0, Z+
      c4:	0d 92       	st	X+, r0
      c6:	a2 35       	cpi	r26, 0x52	; 82
      c8:	b1 07       	cpc	r27, r17
      ca:	d9 f7       	brne	.-10     	; 0xc2 <__do_copy_data+0xc>

000000cc <__do_clear_bss>:
      cc:	22 e0       	ldi	r18, 0x02	; 2
      ce:	a2 e5       	ldi	r26, 0x52	; 82
      d0:	b1 e0       	ldi	r27, 0x01	; 1
      d2:	01 c0       	rjmp	.+2      	; 0xd6 <.do_clear_bss_start>

000000d4 <.do_clear_bss_loop>:
      d4:	1d 92       	st	X+, r1

000000d6 <.do_clear_bss_start>:
      d6:	a4 33       	cpi	r26, 0x34	; 52
      d8:	b2 07       	cpc	r27, r18
      da:	e1 f7       	brne	.-8      	; 0xd4 <.do_clear_bss_loop>
      dc:	0e 94 75 0f 	call	0x1eea	; 0x1eea <main>
      e0:	0c 94 e7 0f 	jmp	0x1fce	; 0x1fce <_exit>

000000e4 <__bad_interrupt>:
      e4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000e8 <ANALOG_read>:
int ANALOG_read(int selection)
// Returns selected Channel ADC_VALUE
{
	uint8_t ADSC_FLAG;
	ADSC_FLAG = (1 << ADSC);
	if( !(m.adc.reg->adcsra & ADSC_FLAG) ){
      e8:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
      ec:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
      f0:	22 81       	ldd	r18, Z+2	; 0x02
      f2:	26 fd       	sbrc	r18, 6
      f4:	02 c0       	rjmp	.+4      	; 0xfa <ANALOG_read+0x12>
		//ADC_SELECT
		m.adc.reg->adcsra |= (1 << ADSC);
      f6:	20 64       	ori	r18, 0x40	; 64
      f8:	22 83       	std	Z+2, r18	; 0x02
	}	
	return ADC_VALUE[selection];
      fa:	fc 01       	movw	r30, r24
      fc:	ee 0f       	add	r30, r30
      fe:	ff 1f       	adc	r31, r31
     100:	e5 59       	subi	r30, 0x95	; 149
     102:	fe 4f       	sbci	r31, 0xFE	; 254
     104:	80 81       	ld	r24, Z
     106:	91 81       	ldd	r25, Z+1	; 0x01
}
     108:	08 95       	ret

0000010a <ANALOGenable>:

/*** Procedure & Function ***/
ANALOG ANALOGenable( uint8_t Vreff, uint8_t Divfactor, int n_channel, ... )
// Interrupt running mode setup
// setup, and list of channels to be probed
{
     10a:	ef 92       	push	r14
     10c:	ff 92       	push	r15
     10e:	0f 93       	push	r16
     110:	1f 93       	push	r17
     112:	cf 93       	push	r28
     114:	df 93       	push	r29
     116:	cd b7       	in	r28, 0x3d	; 61
     118:	de b7       	in	r29, 0x3e	; 62
     11a:	ec 97       	sbiw	r28, 0x3c	; 60
     11c:	0f b6       	in	r0, 0x3f	; 63
     11e:	f8 94       	cli
     120:	de bf       	out	0x3e, r29	; 62
     122:	0f be       	out	0x3f, r0	; 63
     124:	cd bf       	out	0x3d, r28	; 61
     126:	26 96       	adiw	r28, 0x06	; 6
     128:	0f ad       	ldd	r16, Y+63	; 0x3f
     12a:	26 97       	sbiw	r28, 0x06	; 6
     12c:	27 96       	adiw	r28, 0x07	; 7
     12e:	1f ad       	ldd	r17, Y+63	; 0x3f
     130:	27 97       	sbiw	r28, 0x07	; 7
     132:	29 96       	adiw	r28, 0x09	; 9
     134:	ee ac       	ldd	r14, Y+62	; 0x3e
     136:	ff ac       	ldd	r15, Y+63	; 0x3f
     138:	29 97       	sbiw	r28, 0x09	; 9
	uint8_t tSREG;
	m = ATMEGA328enable();
     13a:	ce 01       	movw	r24, r28
     13c:	01 96       	adiw	r24, 0x01	; 1
     13e:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
     142:	8c e3       	ldi	r24, 0x3C	; 60
     144:	fe 01       	movw	r30, r28
     146:	31 96       	adiw	r30, 0x01	; 1
     148:	ae e7       	ldi	r26, 0x7E	; 126
     14a:	b1 e0       	ldi	r27, 0x01	; 1
     14c:	01 90       	ld	r0, Z+
     14e:	0d 92       	st	X+, r0
     150:	8a 95       	dec	r24
     152:	e1 f7       	brne	.-8      	; 0x14c <ANALOGenable+0x42>
	va_list list;
	int i;

	tSREG = m.cpu.reg->sreg;
     154:	ee e7       	ldi	r30, 0x7E	; 126
     156:	f1 e0       	ldi	r31, 0x01	; 1
     158:	a0 85       	ldd	r26, Z+8	; 0x08
     15a:	b1 85       	ldd	r27, Z+9	; 0x09
     15c:	91 96       	adiw	r26, 0x21	; 33
     15e:	4c 91       	ld	r20, X
     160:	91 97       	sbiw	r26, 0x21	; 33
	m.cpu.reg->sreg &= ~ (1 << GLOBAL_INTERRUPT_ENABLE);
     162:	84 2f       	mov	r24, r20
     164:	8f 77       	andi	r24, 0x7F	; 127
     166:	91 96       	adiw	r26, 0x21	; 33
     168:	8c 93       	st	X, r24
	
	ADC_N_CHANNEL = n_channel;
     16a:	f0 92 5a 01 	sts	0x015A, r15	; 0x80015a <ADC_N_CHANNEL+0x1>
     16e:	e0 92 59 01 	sts	0x0159, r14	; 0x800159 <ADC_N_CHANNEL>
	ADC_SELECTOR = 0;
     172:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <ADC_SELECTOR+0x1>
     176:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <ADC_SELECTOR>
	adc_n_sample = 0;
     17a:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>

	ANALOG analog;
	//Vtable
	analog.read = ANALOG_read;
	
	m.adc.reg->admux &= ~(3 << REFS0);
     17e:	04 80       	ldd	r0, Z+4	; 0x04
     180:	f5 81       	ldd	r31, Z+5	; 0x05
     182:	e0 2d       	mov	r30, r0
     184:	84 81       	ldd	r24, Z+4	; 0x04
     186:	8f 73       	andi	r24, 0x3F	; 63
     188:	84 83       	std	Z+4, r24	; 0x04
	switch( Vreff ){
     18a:	01 30       	cpi	r16, 0x01	; 1
     18c:	19 f0       	breq	.+6      	; 0x194 <ANALOGenable+0x8a>
     18e:	03 30       	cpi	r16, 0x03	; 3
     190:	51 f0       	breq	.+20     	; 0x1a6 <ANALOGenable+0x9c>
     192:	12 c0       	rjmp	.+36     	; 0x1b8 <ANALOGenable+0xae>
		case 0:
			analog.VREFF = 0;
		break;
		case 1:
			m.adc.reg->admux |=	(1 << REFS0);
     194:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     198:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     19c:	84 81       	ldd	r24, Z+4	; 0x04
     19e:	80 64       	ori	r24, 0x40	; 64
     1a0:	84 83       	std	Z+4, r24	; 0x04
			analog.VREFF = 1;
     1a2:	51 e0       	ldi	r21, 0x01	; 1
		break;
     1a4:	0a c0       	rjmp	.+20     	; 0x1ba <ANALOGenable+0xb0>
		case 3:
			m.adc.reg->admux |=	(3 << REFS0);
     1a6:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     1aa:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     1ae:	84 81       	ldd	r24, Z+4	; 0x04
     1b0:	80 6c       	ori	r24, 0xC0	; 192
     1b2:	84 83       	std	Z+4, r24	; 0x04
			analog.VREFF = 3;
     1b4:	53 e0       	ldi	r21, 0x03	; 3
		break;
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <ANALOGenable+0xb0>
	analog.read = ANALOG_read;
	
	m.adc.reg->admux &= ~(3 << REFS0);
	switch( Vreff ){
		case 0:
			analog.VREFF = 0;
     1b8:	50 e0       	ldi	r21, 0x00	; 0
		default:
			analog.VREFF = 0;
		break;
	}
	
	m.adc.reg->admux &= ~(1 << ADLAR);
     1ba:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     1be:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     1c2:	84 81       	ldd	r24, Z+4	; 0x04
     1c4:	8f 7d       	andi	r24, 0xDF	; 223
     1c6:	84 83       	std	Z+4, r24	; 0x04
	
	va_start(list, n_channel);
	for( i = 0; i < n_channel; i++ ){
     1c8:	1e 14       	cp	r1, r14
     1ca:	1f 04       	cpc	r1, r15
     1cc:	94 f4       	brge	.+36     	; 0x1f2 <ANALOGenable+0xe8>
     1ce:	de 01       	movw	r26, r28
     1d0:	a7 5b       	subi	r26, 0xB7	; 183
     1d2:	bf 4f       	sbci	r27, 0xFF	; 255
     1d4:	80 e0       	ldi	r24, 0x00	; 0
     1d6:	90 e0       	ldi	r25, 0x00	; 0
		ADC_CHANNEL_GAIN[i] = va_arg(list, int);
     1d8:	2d 91       	ld	r18, X+
     1da:	3d 91       	ld	r19, X+
     1dc:	fc 01       	movw	r30, r24
     1de:	ee 0f       	add	r30, r30
     1e0:	ff 1f       	adc	r31, r31
     1e2:	e5 5a       	subi	r30, 0xA5	; 165
     1e4:	fe 4f       	sbci	r31, 0xFE	; 254
     1e6:	31 83       	std	Z+1, r19	; 0x01
     1e8:	20 83       	st	Z, r18
	}
	
	m.adc.reg->admux &= ~(1 << ADLAR);
	
	va_start(list, n_channel);
	for( i = 0; i < n_channel; i++ ){
     1ea:	01 96       	adiw	r24, 0x01	; 1
     1ec:	e8 16       	cp	r14, r24
     1ee:	f9 06       	cpc	r15, r25
     1f0:	99 f7       	brne	.-26     	; 0x1d8 <ANALOGenable+0xce>
		ADC_CHANNEL_GAIN[i] = va_arg(list, int);
	}
	va_end(list);
	m.adc.reg->admux &= ~MUX_MASK;
     1f2:	ee e7       	ldi	r30, 0x7E	; 126
     1f4:	f1 e0       	ldi	r31, 0x01	; 1
     1f6:	a4 81       	ldd	r26, Z+4	; 0x04
     1f8:	b5 81       	ldd	r27, Z+5	; 0x05
     1fa:	14 96       	adiw	r26, 0x04	; 4
     1fc:	8c 91       	ld	r24, X
     1fe:	14 97       	sbiw	r26, 0x04	; 4
     200:	80 7f       	andi	r24, 0xF0	; 240
     202:	14 96       	adiw	r26, 0x04	; 4
     204:	8c 93       	st	X, r24
	m.adc.reg->admux |= (MUX_MASK & ADC_CHANNEL_GAIN[ADC_SELECTOR]);
     206:	a0 91 57 01 	lds	r26, 0x0157	; 0x800157 <ADC_SELECTOR>
     20a:	b0 91 58 01 	lds	r27, 0x0158	; 0x800158 <ADC_SELECTOR+0x1>
     20e:	aa 0f       	add	r26, r26
     210:	bb 1f       	adc	r27, r27
     212:	a5 5a       	subi	r26, 0xA5	; 165
     214:	be 4f       	sbci	r27, 0xFE	; 254
     216:	8d 91       	ld	r24, X+
     218:	9c 91       	ld	r25, X
     21a:	a4 81       	ldd	r26, Z+4	; 0x04
     21c:	b5 81       	ldd	r27, Z+5	; 0x05
     21e:	8f 70       	andi	r24, 0x0F	; 15
     220:	99 27       	eor	r25, r25
     222:	14 96       	adiw	r26, 0x04	; 4
     224:	9c 91       	ld	r25, X
     226:	14 97       	sbiw	r26, 0x04	; 4
     228:	89 2b       	or	r24, r25
     22a:	14 96       	adiw	r26, 0x04	; 4
     22c:	8c 93       	st	X, r24
	
	m.adc.reg->adcsra |= (1 << ADEN);
     22e:	a4 81       	ldd	r26, Z+4	; 0x04
     230:	b5 81       	ldd	r27, Z+5	; 0x05
     232:	12 96       	adiw	r26, 0x02	; 2
     234:	8c 91       	ld	r24, X
     236:	12 97       	sbiw	r26, 0x02	; 2
     238:	80 68       	ori	r24, 0x80	; 128
     23a:	12 96       	adiw	r26, 0x02	; 2
     23c:	8c 93       	st	X, r24
	m.adc.reg->adcsra |= (1 << ADSC);
     23e:	a4 81       	ldd	r26, Z+4	; 0x04
     240:	b5 81       	ldd	r27, Z+5	; 0x05
     242:	12 96       	adiw	r26, 0x02	; 2
     244:	8c 91       	ld	r24, X
     246:	12 97       	sbiw	r26, 0x02	; 2
     248:	80 64       	ori	r24, 0x40	; 64
     24a:	12 96       	adiw	r26, 0x02	; 2
     24c:	8c 93       	st	X, r24
	m.adc.reg->adcsra &= ~(1 << ADATE);
     24e:	a4 81       	ldd	r26, Z+4	; 0x04
     250:	b5 81       	ldd	r27, Z+5	; 0x05
     252:	12 96       	adiw	r26, 0x02	; 2
     254:	8c 91       	ld	r24, X
     256:	12 97       	sbiw	r26, 0x02	; 2
     258:	8f 7d       	andi	r24, 0xDF	; 223
     25a:	12 96       	adiw	r26, 0x02	; 2
     25c:	8c 93       	st	X, r24
	m.adc.reg->adscrb &= ~(7 << ADTS0);
     25e:	a4 81       	ldd	r26, Z+4	; 0x04
     260:	b5 81       	ldd	r27, Z+5	; 0x05
     262:	13 96       	adiw	r26, 0x03	; 3
     264:	8c 91       	ld	r24, X
     266:	13 97       	sbiw	r26, 0x03	; 3
     268:	88 7f       	andi	r24, 0xF8	; 248
     26a:	13 96       	adiw	r26, 0x03	; 3
     26c:	8c 93       	st	X, r24
	m.adc.reg->adcsra |= (1 << ADIE);
     26e:	a4 81       	ldd	r26, Z+4	; 0x04
     270:	b5 81       	ldd	r27, Z+5	; 0x05
     272:	12 96       	adiw	r26, 0x02	; 2
     274:	8c 91       	ld	r24, X
     276:	12 97       	sbiw	r26, 0x02	; 2
     278:	88 60       	ori	r24, 0x08	; 8
     27a:	12 96       	adiw	r26, 0x02	; 2
     27c:	8c 93       	st	X, r24
	
	m.adc.reg->adcsra &= ~(7 << ADPS0);
     27e:	04 80       	ldd	r0, Z+4	; 0x04
     280:	f5 81       	ldd	r31, Z+5	; 0x05
     282:	e0 2d       	mov	r30, r0
     284:	82 81       	ldd	r24, Z+2	; 0x02
     286:	88 7f       	andi	r24, 0xF8	; 248
     288:	82 83       	std	Z+2, r24	; 0x02
	switch( Divfactor ){
     28a:	10 31       	cpi	r17, 0x10	; 16
     28c:	09 f1       	breq	.+66     	; 0x2d0 <ANALOGenable+0x1c6>
     28e:	38 f4       	brcc	.+14     	; 0x29e <ANALOGenable+0x194>
     290:	14 30       	cpi	r17, 0x04	; 4
     292:	61 f0       	breq	.+24     	; 0x2ac <ANALOGenable+0x1a2>
     294:	18 30       	cpi	r17, 0x08	; 8
     296:	99 f0       	breq	.+38     	; 0x2be <ANALOGenable+0x1b4>
     298:	12 30       	cpi	r17, 0x02	; 2
     29a:	f1 f5       	brne	.+124    	; 0x318 <ANALOGenable+0x20e>
     29c:	46 c0       	rjmp	.+140    	; 0x32a <ANALOGenable+0x220>
     29e:	10 34       	cpi	r17, 0x40	; 64
     2a0:	49 f1       	breq	.+82     	; 0x2f4 <ANALOGenable+0x1ea>
     2a2:	10 38       	cpi	r17, 0x80	; 128
     2a4:	81 f1       	breq	.+96     	; 0x306 <ANALOGenable+0x1fc>
     2a6:	10 32       	cpi	r17, 0x20	; 32
     2a8:	b9 f5       	brne	.+110    	; 0x318 <ANALOGenable+0x20e>
     2aa:	1b c0       	rjmp	.+54     	; 0x2e2 <ANALOGenable+0x1d8>
		case 2: // 1
			analog.DIVISION_FACTOR = 2;
		break;
		case 4: // 2
			m.adc.reg->adcsra |= (1 << ADPS1);
     2ac:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     2b0:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     2b4:	82 81       	ldd	r24, Z+2	; 0x02
     2b6:	82 60       	ori	r24, 0x02	; 2
     2b8:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 4;
     2ba:	24 e0       	ldi	r18, 0x04	; 4
		break;
     2bc:	37 c0       	rjmp	.+110    	; 0x32c <ANALOGenable+0x222>
		case 8: // 3
			m.adc.reg->adcsra |= (3 << ADPS0);
     2be:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     2c2:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     2c6:	82 81       	ldd	r24, Z+2	; 0x02
     2c8:	83 60       	ori	r24, 0x03	; 3
     2ca:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 8;
     2cc:	28 e0       	ldi	r18, 0x08	; 8
		break;
     2ce:	2e c0       	rjmp	.+92     	; 0x32c <ANALOGenable+0x222>
		case 16: // 4
			m.adc.reg->adcsra |= (1 << ADPS2);
     2d0:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     2d4:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     2d8:	82 81       	ldd	r24, Z+2	; 0x02
     2da:	84 60       	ori	r24, 0x04	; 4
     2dc:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR	=	16;
     2de:	20 e1       	ldi	r18, 0x10	; 16
		break;
     2e0:	25 c0       	rjmp	.+74     	; 0x32c <ANALOGenable+0x222>
		case 32: // 5
			m.adc.reg->adcsra |= (5 << ADPS0);
     2e2:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     2e6:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     2ea:	82 81       	ldd	r24, Z+2	; 0x02
     2ec:	85 60       	ori	r24, 0x05	; 5
     2ee:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 32;
     2f0:	20 e2       	ldi	r18, 0x20	; 32
		break;
     2f2:	1c c0       	rjmp	.+56     	; 0x32c <ANALOGenable+0x222>
		case 64: // 6
			m.adc.reg->adcsra |= (6 << ADPS0);
     2f4:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     2f8:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     2fc:	82 81       	ldd	r24, Z+2	; 0x02
     2fe:	86 60       	ori	r24, 0x06	; 6
     300:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 64;
     302:	20 e4       	ldi	r18, 0x40	; 64
		break;
     304:	13 c0       	rjmp	.+38     	; 0x32c <ANALOGenable+0x222>
		case 128: // 7
			m.adc.reg->adcsra |= (7 << ADPS0);
     306:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     30a:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     30e:	82 81       	ldd	r24, Z+2	; 0x02
     310:	87 60       	ori	r24, 0x07	; 7
     312:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 128;
     314:	20 e8       	ldi	r18, 0x80	; 128
		break;
     316:	0a c0       	rjmp	.+20     	; 0x32c <ANALOGenable+0x222>
		default:
			m.adc.reg->adcsra |= (7 << ADPS0);
     318:	e0 91 82 01 	lds	r30, 0x0182	; 0x800182 <m+0x4>
     31c:	f0 91 83 01 	lds	r31, 0x0183	; 0x800183 <m+0x5>
     320:	82 81       	ldd	r24, Z+2	; 0x02
     322:	87 60       	ori	r24, 0x07	; 7
     324:	82 83       	std	Z+2, r24	; 0x02
			analog.DIVISION_FACTOR = 128;
     326:	20 e8       	ldi	r18, 0x80	; 128
		break;
     328:	01 c0       	rjmp	.+2      	; 0x32c <ANALOGenable+0x222>
	m.adc.reg->adcsra |= (1 << ADIE);
	
	m.adc.reg->adcsra &= ~(7 << ADPS0);
	switch( Divfactor ){
		case 2: // 1
			analog.DIVISION_FACTOR = 2;
     32a:	22 e0       	ldi	r18, 0x02	; 2
			m.adc.reg->adcsra |= (7 << ADPS0);
			analog.DIVISION_FACTOR = 128;
		break;
	}
	m.cpu.reg->sreg = tSREG;
	m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     32c:	e0 91 86 01 	lds	r30, 0x0186	; 0x800186 <m+0x8>
     330:	f0 91 87 01 	lds	r31, 0x0187	; 0x800187 <m+0x9>
     334:	40 68       	ori	r20, 0x80	; 128
     336:	41 a3       	std	Z+33, r20	; 0x21
	
	return analog;
     338:	65 2f       	mov	r22, r21
     33a:	72 2f       	mov	r23, r18
     33c:	84 e7       	ldi	r24, 0x74	; 116
     33e:	90 e0       	ldi	r25, 0x00	; 0
}
     340:	ec 96       	adiw	r28, 0x3c	; 60
     342:	0f b6       	in	r0, 0x3f	; 63
     344:	f8 94       	cli
     346:	de bf       	out	0x3e, r29	; 62
     348:	0f be       	out	0x3f, r0	; 63
     34a:	cd bf       	out	0x3d, r28	; 61
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	1f 91       	pop	r17
     352:	0f 91       	pop	r16
     354:	ff 90       	pop	r15
     356:	ef 90       	pop	r14
     358:	08 95       	ret

0000035a <__vector_21>:

/*** File Interrupt ***/
ISR(ANALOG_INTERRUPT)
// Function: ANALOG interrupt
// Purpose:  Read Analog Input
{
     35a:	1f 92       	push	r1
     35c:	0f 92       	push	r0
     35e:	0f b6       	in	r0, 0x3f	; 63
     360:	0f 92       	push	r0
     362:	11 24       	eor	r1, r1
     364:	2f 93       	push	r18
     366:	3f 93       	push	r19
     368:	8f 93       	push	r24
     36a:	9f 93       	push	r25
     36c:	af 93       	push	r26
     36e:	bf 93       	push	r27
     370:	ef 93       	push	r30
     372:	ff 93       	push	r31
	adc_tmp = ADCL;
     374:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <adc_tmp+0x1>
     37e:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <adc_tmp>
	adc_tmp |= (ADCH << 8);
     382:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     386:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <adc_tmp>
     38a:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <adc_tmp+0x1>
     38e:	92 2b       	or	r25, r18
     390:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <adc_tmp+0x1>
     394:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <adc_tmp>
	if(adc_n_sample < (1 << ADC_NUMBER_SAMPLE)){
     398:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end>
     39c:	84 30       	cpi	r24, 0x04	; 4
     39e:	a0 f4       	brcc	.+40     	; 0x3c8 <__vector_21+0x6e>
		adc_n_sample++;
     3a0:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end>
     3a4:	8f 5f       	subi	r24, 0xFF	; 255
     3a6:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <__data_end>
		adc_sample += adc_tmp;
     3aa:	20 91 53 01 	lds	r18, 0x0153	; 0x800153 <adc_tmp>
     3ae:	30 91 54 01 	lds	r19, 0x0154	; 0x800154 <adc_tmp+0x1>
     3b2:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <adc_sample>
     3b6:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <adc_sample+0x1>
     3ba:	82 0f       	add	r24, r18
     3bc:	93 1f       	adc	r25, r19
     3be:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <adc_sample+0x1>
     3c2:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <adc_sample>
     3c6:	4d c0       	rjmp	.+154    	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
	}else{
		ADC_VALUE[ADC_SELECTOR] = adc_sample >> ADC_NUMBER_SAMPLE;
     3c8:	e0 91 57 01 	lds	r30, 0x0157	; 0x800157 <ADC_SELECTOR>
     3cc:	f0 91 58 01 	lds	r31, 0x0158	; 0x800158 <ADC_SELECTOR+0x1>
     3d0:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <adc_sample>
     3d4:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <adc_sample+0x1>
     3d8:	95 95       	asr	r25
     3da:	87 95       	ror	r24
     3dc:	95 95       	asr	r25
     3de:	87 95       	ror	r24
     3e0:	ee 0f       	add	r30, r30
     3e2:	ff 1f       	adc	r31, r31
     3e4:	e5 59       	subi	r30, 0x95	; 149
     3e6:	fe 4f       	sbci	r31, 0xFE	; 254
     3e8:	91 83       	std	Z+1, r25	; 0x01
     3ea:	80 83       	st	Z, r24
		adc_n_sample=adc_sample = 0;
     3ec:	10 92 56 01 	sts	0x0156, r1	; 0x800156 <adc_sample+0x1>
     3f0:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <adc_sample>
     3f4:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>
		/******/
		if(ADC_SELECTOR < ADC_N_CHANNEL)
     3f8:	20 91 57 01 	lds	r18, 0x0157	; 0x800157 <ADC_SELECTOR>
     3fc:	30 91 58 01 	lds	r19, 0x0158	; 0x800158 <ADC_SELECTOR+0x1>
     400:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <ADC_N_CHANNEL>
     404:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <ADC_N_CHANNEL+0x1>
     408:	28 17       	cp	r18, r24
     40a:	39 07       	cpc	r19, r25
     40c:	54 f4       	brge	.+20     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
			ADC_SELECTOR++;
     40e:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <ADC_SELECTOR>
     412:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <ADC_SELECTOR+0x1>
     416:	01 96       	adiw	r24, 0x01	; 1
     418:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <ADC_SELECTOR+0x1>
     41c:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <ADC_SELECTOR>
     420:	04 c0       	rjmp	.+8      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
		else
			ADC_SELECTOR = 0;
     422:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <ADC_SELECTOR+0x1>
     426:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <ADC_SELECTOR>
		m.adc.reg->admux &= ~MUX_MASK;
     42a:	ae e7       	ldi	r26, 0x7E	; 126
     42c:	b1 e0       	ldi	r27, 0x01	; 1
     42e:	14 96       	adiw	r26, 0x04	; 4
     430:	ed 91       	ld	r30, X+
     432:	fc 91       	ld	r31, X
     434:	15 97       	sbiw	r26, 0x05	; 5
     436:	84 81       	ldd	r24, Z+4	; 0x04
     438:	80 7f       	andi	r24, 0xF0	; 240
     43a:	84 83       	std	Z+4, r24	; 0x04
		m.adc.reg->admux |= (ADC_CHANNEL_GAIN[ADC_SELECTOR] & MUX_MASK);
     43c:	e0 91 57 01 	lds	r30, 0x0157	; 0x800157 <ADC_SELECTOR>
     440:	f0 91 58 01 	lds	r31, 0x0158	; 0x800158 <ADC_SELECTOR+0x1>
     444:	ee 0f       	add	r30, r30
     446:	ff 1f       	adc	r31, r31
     448:	e5 5a       	subi	r30, 0xA5	; 165
     44a:	fe 4f       	sbci	r31, 0xFE	; 254
     44c:	80 81       	ld	r24, Z
     44e:	91 81       	ldd	r25, Z+1	; 0x01
     450:	14 96       	adiw	r26, 0x04	; 4
     452:	ed 91       	ld	r30, X+
     454:	fc 91       	ld	r31, X
     456:	15 97       	sbiw	r26, 0x05	; 5
     458:	8f 70       	andi	r24, 0x0F	; 15
     45a:	99 27       	eor	r25, r25
     45c:	94 81       	ldd	r25, Z+4	; 0x04
     45e:	89 2b       	or	r24, r25
     460:	84 83       	std	Z+4, r24	; 0x04
	}		
}
     462:	ff 91       	pop	r31
     464:	ef 91       	pop	r30
     466:	bf 91       	pop	r27
     468:	af 91       	pop	r26
     46a:	9f 91       	pop	r25
     46c:	8f 91       	pop	r24
     46e:	3f 91       	pop	r19
     470:	2f 91       	pop	r18
     472:	0f 90       	pop	r0
     474:	0f be       	out	0x3f, r0	; 63
     476:	0f 90       	pop	r0
     478:	1f 90       	pop	r1
     47a:	18 95       	reti

0000047c <INTERRUPT_reset_status>:
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
	reset = (MCU_Control_Status_Register & MCU_Control_Status_Register_Mask);
     47c:	84 b7       	in	r24, 0x34	; 52
	switch(reset){
     47e:	8f 70       	andi	r24, 0x0F	; 15
     480:	82 30       	cpi	r24, 0x02	; 2
     482:	71 f0       	breq	.+28     	; 0x4a0 <INTERRUPT_reset_status+0x24>
     484:	18 f4       	brcc	.+6      	; 0x48c <INTERRUPT_reset_status+0x10>
     486:	81 30       	cpi	r24, 0x01	; 1
     488:	31 f0       	breq	.+12     	; 0x496 <INTERRUPT_reset_status+0x1a>
     48a:	19 c0       	rjmp	.+50     	; 0x4be <INTERRUPT_reset_status+0x42>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	69 f0       	breq	.+26     	; 0x4aa <INTERRUPT_reset_status+0x2e>
     490:	88 30       	cpi	r24, 0x08	; 8
     492:	81 f0       	breq	.+32     	; 0x4b4 <INTERRUPT_reset_status+0x38>
     494:	14 c0       	rjmp	.+40     	; 0x4be <INTERRUPT_reset_status+0x42>
		case 1: // Power-On Reset Flag
			ret = 0;
			MCU_Control_Status_Register &= ~(1 << PORF);
     496:	84 b7       	in	r24, 0x34	; 52
     498:	8e 7f       	andi	r24, 0xFE	; 254
     49a:	84 bf       	out	0x34, r24	; 52
{
	uint8_t reset, ret = 0;
	reset = (MCU_Control_Status_Register & MCU_Control_Status_Register_Mask);
	switch(reset){
		case 1: // Power-On Reset Flag
			ret = 0;
     49c:	80 e0       	ldi	r24, 0x00	; 0
			MCU_Control_Status_Register &= ~(1 << PORF);
			break;
     49e:	08 95       	ret
		case 2: // External Reset Flag
			MCU_Control_Status_Register &= ~(1 << EXTRF);
     4a0:	84 b7       	in	r24, 0x34	; 52
     4a2:	8d 7f       	andi	r24, 0xFD	; 253
     4a4:	84 bf       	out	0x34, r24	; 52
			ret = 1;
     4a6:	81 e0       	ldi	r24, 0x01	; 1
			break;
     4a8:	08 95       	ret
		case 4: // Brown-out Reset Flag
			MCU_Control_Status_Register &= ~(1 << BORF);
     4aa:	84 b7       	in	r24, 0x34	; 52
     4ac:	8b 7f       	andi	r24, 0xFB	; 251
     4ae:	84 bf       	out	0x34, r24	; 52
			ret = 2;
     4b0:	82 e0       	ldi	r24, 0x02	; 2
			break;
     4b2:	08 95       	ret
		case 8: // Watchdog Reset Flag
			MCU_Control_Status_Register &= ~(1 << WDRF);
     4b4:	84 b7       	in	r24, 0x34	; 52
     4b6:	87 7f       	andi	r24, 0xF7	; 247
     4b8:	84 bf       	out	0x34, r24	; 52
			ret = 3;
     4ba:	83 e0       	ldi	r24, 0x03	; 3
			break;
     4bc:	08 95       	ret
		default: // clear all status
			MCU_Control_Status_Register &= ~(MCU_Control_Status_Register_Mask);
     4be:	84 b7       	in	r24, 0x34	; 52
     4c0:	80 7f       	andi	r24, 0xF0	; 240
     4c2:	84 bf       	out	0x34, r24	; 52
	
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
     4c4:	80 e0       	ldi	r24, 0x00	; 0
		default: // clear all status
			MCU_Control_Status_Register &= ~(MCU_Control_Status_Register_Mask);
			break;
	}
	return ret;
}
     4c6:	08 95       	ret

000004c8 <INTERRUPT_set>:
void INTERRUPT_set(uint8_t channel, uint8_t sense)
{
	switch( channel ){
     4c8:	88 23       	and	r24, r24
     4ca:	19 f0       	breq	.+6      	; 0x4d2 <INTERRUPT_set+0xa>
     4cc:	81 30       	cpi	r24, 0x01	; 1
     4ce:	c9 f0       	breq	.+50     	; 0x502 <INTERRUPT_set+0x3a>
     4d0:	30 c0       	rjmp	.+96     	; 0x532 <INTERRUPT_set+0x6a>
		case 0: 
			External_Interrupt_Mask_Register &= ~(1 << INT0);
     4d2:	e8 98       	cbi	0x1d, 0	; 29
			External_Interrupt_Control_Register_A &= ~((1 << ISC01) | (1 << ISC00));
     4d4:	e9 e6       	ldi	r30, 0x69	; 105
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	80 81       	ld	r24, Z
     4da:	8c 7f       	andi	r24, 0xFC	; 252
     4dc:	80 83       	st	Z, r24
			switch(sense){
     4de:	62 30       	cpi	r22, 0x02	; 2
     4e0:	19 f0       	breq	.+6      	; 0x4e8 <INTERRUPT_set+0x20>
     4e2:	63 30       	cpi	r22, 0x03	; 3
     4e4:	39 f0       	breq	.+14     	; 0x4f4 <INTERRUPT_set+0x2c>
     4e6:	0b c0       	rjmp	.+22     	; 0x4fe <INTERRUPT_set+0x36>
				case 0: // The low level of INT0 generates an interrupt request.
				case 1: // Any logical change on INT0 generates an interrupt request.
					break;
				case 2: // The falling edge of INT0 generates an interrupt request.
					External_Interrupt_Control_Register_A |= (1 << ISC01);
     4e8:	e9 e6       	ldi	r30, 0x69	; 105
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
     4ee:	82 60       	ori	r24, 0x02	; 2
     4f0:	80 83       	st	Z, r24
					break;
     4f2:	05 c0       	rjmp	.+10     	; 0x4fe <INTERRUPT_set+0x36>
				case 3: // The rising edge of INT0 generates an interrupt request.
					External_Interrupt_Control_Register_A |= ((1 << ISC01) | (1 << ISC00));
     4f4:	e9 e6       	ldi	r30, 0x69	; 105
     4f6:	f0 e0       	ldi	r31, 0x00	; 0
     4f8:	80 81       	ld	r24, Z
     4fa:	83 60       	ori	r24, 0x03	; 3
     4fc:	80 83       	st	Z, r24
					break;
				default: // The low level of INT0 generates an interrupt request.
					break;
			}
			External_Interrupt_Mask_Register |= (1 << INT0);
     4fe:	e8 9a       	sbi	0x1d, 0	; 29
			break;
     500:	08 95       	ret
		case 1:
			External_Interrupt_Mask_Register &= ~(1 << INT1);
     502:	e9 98       	cbi	0x1d, 1	; 29
			External_Interrupt_Control_Register_A &= ~((1 << ISC11) | (1 << ISC10));
     504:	e9 e6       	ldi	r30, 0x69	; 105
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	80 81       	ld	r24, Z
     50a:	83 7f       	andi	r24, 0xF3	; 243
     50c:	80 83       	st	Z, r24
			switch(sense){
     50e:	62 30       	cpi	r22, 0x02	; 2
     510:	19 f0       	breq	.+6      	; 0x518 <INTERRUPT_set+0x50>
     512:	63 30       	cpi	r22, 0x03	; 3
     514:	39 f0       	breq	.+14     	; 0x524 <INTERRUPT_set+0x5c>
     516:	0b c0       	rjmp	.+22     	; 0x52e <INTERRUPT_set+0x66>
				case 0: // The low level of INT1 generates an interrupt request.
				case 1: // Any logical change on INT1 generates an interrupt request.
					break;
				case 2: // The falling edge of INT1 generates an interrupt request.
					External_Interrupt_Control_Register_A |= (1 << ISC11);
     518:	e9 e6       	ldi	r30, 0x69	; 105
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	80 81       	ld	r24, Z
     51e:	88 60       	ori	r24, 0x08	; 8
     520:	80 83       	st	Z, r24
					break;
     522:	05 c0       	rjmp	.+10     	; 0x52e <INTERRUPT_set+0x66>
				case 3: // The rising edge of INT1 generates an interrupt request.
					External_Interrupt_Control_Register_A |= ((1 << ISC11) | (1 << ISC10));
     524:	e9 e6       	ldi	r30, 0x69	; 105
     526:	f0 e0       	ldi	r31, 0x00	; 0
     528:	80 81       	ld	r24, Z
     52a:	8c 60       	ori	r24, 0x0C	; 12
     52c:	80 83       	st	Z, r24
					break;
				default: // The low level of INT1 generates an interrupt request.
					break;
			}
			External_Interrupt_Mask_Register |= (1 << INT1);
     52e:	e9 9a       	sbi	0x1d, 1	; 29
			break;
     530:	08 95       	ret
		default:
			External_Interrupt_Mask_Register = 0X00;
     532:	1d ba       	out	0x1d, r1	; 29
     534:	08 95       	ret

00000536 <INTERRUPT_off>:
			break;
	}
}
void INTERRUPT_off(uint8_t channel)
{
	switch( channel ){
     536:	88 23       	and	r24, r24
     538:	19 f0       	breq	.+6      	; 0x540 <INTERRUPT_off+0xa>
     53a:	81 30       	cpi	r24, 0x01	; 1
     53c:	19 f0       	breq	.+6      	; 0x544 <INTERRUPT_off+0xe>
     53e:	04 c0       	rjmp	.+8      	; 0x548 <INTERRUPT_off+0x12>
		case 0: // desable
			External_Interrupt_Mask_Register &= ~(1 << INT0);
     540:	e8 98       	cbi	0x1d, 0	; 29
			break;
     542:	08 95       	ret
		case 1: // desable
			External_Interrupt_Mask_Register &= ~(1 << INT1);
     544:	e9 98       	cbi	0x1d, 1	; 29
			break;
     546:	08 95       	ret
		default: // all disable
			External_Interrupt_Mask_Register = 0X00;
     548:	1d ba       	out	0x1d, r1	; 29
     54a:	08 95       	ret

0000054c <INTERRUPTenable>:
uint8_t INTERRUPT_reset_status(void);

/*** Procedure and Function ***/
INTERRUPT INTERRUPTenable(void)
// setup blank
{
     54c:	cf 93       	push	r28
     54e:	df 93       	push	r29
     550:	00 d0       	rcall	.+0      	; 0x552 <INTERRUPTenable+0x6>
     552:	00 d0       	rcall	.+0      	; 0x554 <INTERRUPTenable+0x8>
     554:	00 d0       	rcall	.+0      	; 0x556 <INTERRUPTenable+0xa>
     556:	cd b7       	in	r28, 0x3d	; 61
     558:	de b7       	in	r29, 0x3e	; 62
	struct intrpt interrupt;
	// Pre-Processor Case 1
	External_Interrupt_Mask_Register = 0X00;
     55a:	1d ba       	out	0x1d, r1	; 29
	
	interrupt.set = INTERRUPT_set;
	interrupt.off = INTERRUPT_off;
	interrupt.reset_status = INTERRUPT_reset_status;
	
	return interrupt;
     55c:	24 e6       	ldi	r18, 0x64	; 100
     55e:	32 e0       	ldi	r19, 0x02	; 2
     560:	3a 83       	std	Y+2, r19	; 0x02
     562:	29 83       	std	Y+1, r18	; 0x01
     564:	4b e9       	ldi	r20, 0x9B	; 155
     566:	52 e0       	ldi	r21, 0x02	; 2
     568:	5c 83       	std	Y+4, r21	; 0x04
     56a:	4b 83       	std	Y+3, r20	; 0x03
     56c:	6e e3       	ldi	r22, 0x3E	; 62
     56e:	72 e0       	ldi	r23, 0x02	; 2
     570:	7e 83       	std	Y+6, r23	; 0x06
     572:	6d 83       	std	Y+5, r22	; 0x05
     574:	3a 81       	ldd	r19, Y+2	; 0x02
     576:	5c 81       	ldd	r21, Y+4	; 0x04
     578:	7e 81       	ldd	r23, Y+6	; 0x06
}
     57a:	80 e0       	ldi	r24, 0x00	; 0
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	26 96       	adiw	r28, 0x06	; 6
     580:	0f b6       	in	r0, 0x3f	; 63
     582:	f8 94       	cli
     584:	de bf       	out	0x3e, r29	; 62
     586:	0f be       	out	0x3f, r0	; 63
     588:	cd bf       	out	0x3d, r28	; 61
     58a:	df 91       	pop	r29
     58c:	cf 91       	pop	r28
     58e:	08 95       	ret

00000590 <ReadHLByte>:
}

// COMMON
uint16_t ReadHLByte(HighLowByte reg)
{
	return (reg.H << 8) | reg.L;
     590:	29 2f       	mov	r18, r25
     592:	30 e0       	ldi	r19, 0x00	; 0
     594:	32 2f       	mov	r19, r18
     596:	22 27       	eor	r18, r18
}
     598:	a9 01       	movw	r20, r18
     59a:	48 2b       	or	r20, r24
     59c:	ca 01       	movw	r24, r20
     59e:	08 95       	ret

000005a0 <ReadLHByte>:

uint16_t ReadLHByte(HighLowByte reg)
{
	return (reg.L << 8) | reg.H;
     5a0:	28 2f       	mov	r18, r24
     5a2:	30 e0       	ldi	r19, 0x00	; 0
     5a4:	32 2f       	mov	r19, r18
     5a6:	22 27       	eor	r18, r18
}
     5a8:	a9 01       	movw	r20, r18
     5aa:	49 2b       	or	r20, r25
     5ac:	ca 01       	movw	r24, r20
     5ae:	08 95       	ret

000005b0 <WriteHLByte>:

HighLowByte WriteHLByte(uint16_t val)
{
	HighLowByte reg; reg.H = (val >> 8); reg.L = val;
	return reg;
}
     5b0:	08 95       	ret

000005b2 <WriteLHByte>:

HighLowByte WriteLHByte(uint16_t val)
{
     5b2:	28 2f       	mov	r18, r24
	HighLowByte reg; reg.L = (val >> 8); reg.H = val;
	return reg;
}
     5b4:	89 2f       	mov	r24, r25
     5b6:	92 2f       	mov	r25, r18
     5b8:	08 95       	ret

000005ba <SwapByte>:
uint16_t SwapByte(uint16_t num)
{
	uint16_t tp;
	tp = (num << 8);
	return (num >> 8) | tp;
}
     5ba:	98 27       	eor	r25, r24
     5bc:	89 27       	eor	r24, r25
     5be:	98 27       	eor	r25, r24
     5c0:	08 95       	ret

000005c2 <ATMEGA328enable>:
HighLowByte WriteHLByte(uint16_t val);
HighLowByte WriteLHByte(uint16_t val);
uint16_t SwapByte(uint16_t num);

/*** File Procedure & Function ***/
ATMEGA328 ATMEGA328enable(void){ 
     5c2:	fc 01       	movw	r30, r24
	ret.readhlbyte = ReadHLByte;
	ret.readlhbyte = ReadLHByte;
	ret.writehlbyte = WriteHLByte;
	ret.writelhbyte = WriteLHByte;
	ret.swapbyte = SwapByte;
	return ret;
     5c4:	11 82       	std	Z+1, r1	; 0x01
     5c6:	10 82       	st	Z, r1
     5c8:	80 e5       	ldi	r24, 0x50	; 80
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	93 83       	std	Z+3, r25	; 0x03
     5ce:	82 83       	std	Z+2, r24	; 0x02
     5d0:	88 e7       	ldi	r24, 0x78	; 120
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	95 83       	std	Z+5, r25	; 0x05
     5d6:	84 83       	std	Z+4, r24	; 0x04
     5d8:	85 e8       	ldi	r24, 0x85	; 133
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	97 83       	std	Z+7, r25	; 0x07
     5de:	86 83       	std	Z+6, r24	; 0x06
     5e0:	8e e3       	ldi	r24, 0x3E	; 62
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	91 87       	std	Z+9, r25	; 0x09
     5e6:	80 87       	std	Z+8, r24	; 0x08
     5e8:	8f e3       	ldi	r24, 0x3F	; 63
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	93 87       	std	Z+11, r25	; 0x0b
     5ee:	82 87       	std	Z+10, r24	; 0x0a
     5f0:	8b e3       	ldi	r24, 0x3B	; 59
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	97 87       	std	Z+15, r25	; 0x0f
     5f6:	86 87       	std	Z+14, r24	; 0x0e
     5f8:	86 ea       	ldi	r24, 0xA6	; 166
     5fa:	92 e0       	ldi	r25, 0x02	; 2
     5fc:	91 8b       	std	Z+17, r25	; 0x11
     5fe:	80 8b       	std	Z+16, r24	; 0x10
     600:	83 e2       	ldi	r24, 0x23	; 35
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	93 8b       	std	Z+19, r25	; 0x13
     606:	82 8b       	std	Z+18, r24	; 0x12
     608:	86 e2       	ldi	r24, 0x26	; 38
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	95 8b       	std	Z+21, r25	; 0x15
     60e:	84 8b       	std	Z+20, r24	; 0x14
     610:	89 e2       	ldi	r24, 0x29	; 41
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	97 8b       	std	Z+23, r25	; 0x17
     616:	86 8b       	std	Z+22, r24	; 0x16
     618:	8c e4       	ldi	r24, 0x4C	; 76
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	91 8f       	std	Z+25, r25	; 0x19
     61e:	80 8f       	std	Z+24, r24	; 0x18
     620:	86 e3       	ldi	r24, 0x36	; 54
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	93 8f       	std	Z+27, r25	; 0x1b
     626:	82 8f       	std	Z+26, r24	; 0x1a
     628:	8a ed       	ldi	r24, 0xDA	; 218
     62a:	96 e0       	ldi	r25, 0x06	; 6
     62c:	95 8f       	std	Z+29, r25	; 0x1d
     62e:	84 8f       	std	Z+28, r24	; 0x1c
     630:	85 e3       	ldi	r24, 0x35	; 53
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	97 8f       	std	Z+31, r25	; 0x1f
     636:	86 8f       	std	Z+30, r24	; 0x1e
     638:	86 e0       	ldi	r24, 0x06	; 6
     63a:	96 e0       	ldi	r25, 0x06	; 6
     63c:	91 a3       	std	Z+33, r25	; 0x21
     63e:	80 a3       	std	Z+32, r24	; 0x20
     640:	87 e3       	ldi	r24, 0x37	; 55
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	93 a3       	std	Z+35, r25	; 0x23
     646:	82 a3       	std	Z+34, r24	; 0x22
     648:	81 ef       	ldi	r24, 0xF1	; 241
     64a:	97 e0       	ldi	r25, 0x07	; 7
     64c:	95 a3       	std	Z+37, r25	; 0x25
     64e:	84 a3       	std	Z+36, r24	; 0x24
     650:	88 eb       	ldi	r24, 0xB8	; 184
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	97 a3       	std	Z+39, r25	; 0x27
     656:	86 a3       	std	Z+38, r24	; 0x26
     658:	8e e1       	ldi	r24, 0x1E	; 30
     65a:	99 e0       	ldi	r25, 0x09	; 9
     65c:	91 a7       	std	Z+41, r25	; 0x29
     65e:	80 a7       	std	Z+40, r24	; 0x28
     660:	80 ec       	ldi	r24, 0xC0	; 192
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	93 a7       	std	Z+43, r25	; 0x2b
     666:	82 a7       	std	Z+42, r24	; 0x2a
     668:	85 e3       	ldi	r24, 0x35	; 53
     66a:	9a e0       	ldi	r25, 0x0A	; 10
     66c:	95 a7       	std	Z+45, r25	; 0x2d
     66e:	84 a7       	std	Z+44, r24	; 0x2c
     670:	80 e6       	ldi	r24, 0x60	; 96
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	97 a7       	std	Z+47, r25	; 0x2f
     676:	86 a7       	std	Z+46, r24	; 0x2e
     678:	80 e0       	ldi	r24, 0x00	; 0
     67a:	91 e0       	ldi	r25, 0x01	; 1
     67c:	91 ab       	std	Z+49, r25	; 0x31
     67e:	80 ab       	std	Z+48, r24	; 0x30
     680:	88 ec       	ldi	r24, 0xC8	; 200
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	93 ab       	std	Z+51, r25	; 0x33
     686:	82 ab       	std	Z+50, r24	; 0x32
     688:	80 ed       	ldi	r24, 0xD0	; 208
     68a:	92 e0       	ldi	r25, 0x02	; 2
     68c:	95 ab       	std	Z+53, r25	; 0x35
     68e:	84 ab       	std	Z+52, r24	; 0x34
     690:	88 ed       	ldi	r24, 0xD8	; 216
     692:	92 e0       	ldi	r25, 0x02	; 2
     694:	97 ab       	std	Z+55, r25	; 0x37
     696:	86 ab       	std	Z+54, r24	; 0x36
     698:	89 ed       	ldi	r24, 0xD9	; 217
     69a:	92 e0       	ldi	r25, 0x02	; 2
     69c:	91 af       	std	Z+57, r25	; 0x39
     69e:	80 af       	std	Z+56, r24	; 0x38
     6a0:	8d ed       	ldi	r24, 0xDD	; 221
     6a2:	92 e0       	ldi	r25, 0x02	; 2
     6a4:	93 af       	std	Z+59, r25	; 0x3b
     6a6:	82 af       	std	Z+58, r24	; 0x3a
}
     6a8:	cf 01       	movw	r24, r30
     6aa:	08 95       	ret

000006ac <TIMER_COUNTER0_start>:
//	Frequency oscillator devision factor or prescaler.
//	prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /32 (From prescaler);
//	clk T0S /64 (From prescaler); clk T0S /128 (From prescaler); clk T 0 S /256 (From prescaler);
//	clk T 0 S /1024 (From prescaler); default - clk T 0 S /1024 (From prescaler).
{
	if(timer0_state == 0){ // one shot
     6ac:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <timer0_state>
     6b0:	21 11       	cpse	r18, r1
     6b2:	71 c0       	rjmp	.+226    	; 0x796 <TIMER_COUNTER0_start+0xea>
		mega328.tc0.reg->ocr0a = 0XFF;
     6b4:	ea eb       	ldi	r30, 0xBA	; 186
     6b6:	f1 e0       	ldi	r31, 0x01	; 1
     6b8:	a6 8d       	ldd	r26, Z+30	; 0x1e
     6ba:	b7 8d       	ldd	r27, Z+31	; 0x1f
     6bc:	2f ef       	ldi	r18, 0xFF	; 255
     6be:	52 96       	adiw	r26, 0x12	; 18
     6c0:	2c 93       	st	X, r18
		mega328.tc0.reg->tccr0b &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
     6c2:	06 8c       	ldd	r0, Z+30	; 0x1e
     6c4:	f7 8d       	ldd	r31, Z+31	; 0x1f
     6c6:	e0 2d       	mov	r30, r0
     6c8:	20 89       	ldd	r18, Z+16	; 0x10
     6ca:	28 7f       	andi	r18, 0xF8	; 248
     6cc:	20 8b       	std	Z+16, r18	; 0x10
		switch(prescaler){
     6ce:	88 30       	cpi	r24, 0x08	; 8
     6d0:	91 05       	cpc	r25, r1
     6d2:	01 f1       	breq	.+64     	; 0x714 <TIMER_COUNTER0_start+0x68>
     6d4:	58 f4       	brcc	.+22     	; 0x6ec <TIMER_COUNTER0_start+0x40>
     6d6:	83 30       	cpi	r24, 0x03	; 3
     6d8:	91 05       	cpc	r25, r1
     6da:	e1 f1       	breq	.+120    	; 0x754 <TIMER_COUNTER0_start+0xa8>
     6dc:	85 30       	cpi	r24, 0x05	; 5
     6de:	91 05       	cpc	r25, r1
     6e0:	09 f4       	brne	.+2      	; 0x6e4 <TIMER_COUNTER0_start+0x38>
     6e2:	40 c0       	rjmp	.+128    	; 0x764 <TIMER_COUNTER0_start+0xb8>
     6e4:	01 97       	sbiw	r24, 0x01	; 1
     6e6:	09 f0       	breq	.+2      	; 0x6ea <TIMER_COUNTER0_start+0x3e>
     6e8:	45 c0       	rjmp	.+138    	; 0x774 <TIMER_COUNTER0_start+0xc8>
     6ea:	0c c0       	rjmp	.+24     	; 0x704 <TIMER_COUNTER0_start+0x58>
     6ec:	81 15       	cp	r24, r1
     6ee:	21 e0       	ldi	r18, 0x01	; 1
     6f0:	92 07       	cpc	r25, r18
     6f2:	01 f1       	breq	.+64     	; 0x734 <TIMER_COUNTER0_start+0x88>
     6f4:	81 15       	cp	r24, r1
     6f6:	24 e0       	ldi	r18, 0x04	; 4
     6f8:	92 07       	cpc	r25, r18
     6fa:	21 f1       	breq	.+72     	; 0x744 <TIMER_COUNTER0_start+0x98>
     6fc:	80 34       	cpi	r24, 0x40	; 64
     6fe:	91 05       	cpc	r25, r1
     700:	c9 f5       	brne	.+114    	; 0x774 <TIMER_COUNTER0_start+0xc8>
     702:	10 c0       	rjmp	.+32     	; 0x724 <TIMER_COUNTER0_start+0x78>
			case 1: // clk T0S /(No prescaler)
				mega328.tc0.reg->tccr0b |= (1 << CS00);
     704:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     708:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     70c:	80 89       	ldd	r24, Z+16	; 0x10
     70e:	81 60       	ori	r24, 0x01	; 1
     710:	80 8b       	std	Z+16, r24	; 0x10
			break;
     712:	37 c0       	rjmp	.+110    	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 8: // clk T0S /8 (From prescaler)
				mega328.tc0.reg->tccr0b |= (1 << CS01);
     714:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     718:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     71c:	80 89       	ldd	r24, Z+16	; 0x10
     71e:	82 60       	ori	r24, 0x02	; 2
     720:	80 8b       	std	Z+16, r24	; 0x10
			break;
     722:	2f c0       	rjmp	.+94     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 64: // clk T0S /64 (From prescaler)
				mega328.tc0.reg->tccr0b |= (3 << CS00);
     724:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     728:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     72c:	80 89       	ldd	r24, Z+16	; 0x10
     72e:	83 60       	ori	r24, 0x03	; 3
     730:	80 8b       	std	Z+16, r24	; 0x10
			break;
     732:	27 c0       	rjmp	.+78     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 256: // clk T 0 S /256 (From prescaler)
				mega328.tc0.reg->tccr0b |= (4 << CS00);
     734:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     738:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     73c:	80 89       	ldd	r24, Z+16	; 0x10
     73e:	84 60       	ori	r24, 0x04	; 4
     740:	80 8b       	std	Z+16, r24	; 0x10
			break;
     742:	1f c0       	rjmp	.+62     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 1024: // clk T 0 S /1024 (From prescaler)
				mega328.tc0.reg->tccr0b |= (5 << CS00);
     744:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     748:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     74c:	80 89       	ldd	r24, Z+16	; 0x10
     74e:	85 60       	ori	r24, 0x05	; 5
     750:	80 8b       	std	Z+16, r24	; 0x10
			break;
     752:	17 c0       	rjmp	.+46     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 3: // External clock source on T0 pin. Clock on falling edge.
				mega328.tc0.reg->tccr0b |= (6 << CS00);
     754:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     758:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     75c:	80 89       	ldd	r24, Z+16	; 0x10
     75e:	86 60       	ori	r24, 0x06	; 6
     760:	80 8b       	std	Z+16, r24	; 0x10
			break;
     762:	0f c0       	rjmp	.+30     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			case 5: // External clock source on T0 pin. Clock on rising edge.
				mega328.tc0.reg->tccr0b |= (7 << CS00);
     764:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     768:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     76c:	80 89       	ldd	r24, Z+16	; 0x10
     76e:	87 60       	ori	r24, 0x07	; 7
     770:	80 8b       	std	Z+16, r24	; 0x10
			break;
     772:	07 c0       	rjmp	.+14     	; 0x782 <TIMER_COUNTER0_start+0xd6>
			default:
				mega328.tc0.reg->tccr0b |= (5 << CS00);
     774:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     778:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     77c:	80 89       	ldd	r24, Z+16	; 0x10
     77e:	85 60       	ori	r24, 0x05	; 5
     780:	80 8b       	std	Z+16, r24	; 0x10
			break;
		}
		mega328.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     782:	e0 91 c2 01 	lds	r30, 0x01C2	; 0x8001c2 <mega328+0x8>
     786:	f0 91 c3 01 	lds	r31, 0x01C3	; 0x8001c3 <mega328+0x9>
     78a:	81 a1       	ldd	r24, Z+33	; 0x21
     78c:	80 68       	ori	r24, 0x80	; 128
     78e:	81 a3       	std	Z+33, r24	; 0x21
		timer0_state = 1;
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <timer0_state>
     796:	08 95       	ret

00000798 <TIMER_COUNTER0_compoutmodeA>:
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc0.reg->tccr0a &= ~((1 << COM0A0) | (1 << COM0A1));
     798:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     79c:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     7a0:	97 85       	ldd	r25, Z+15	; 0x0f
     7a2:	9f 73       	andi	r25, 0x3F	; 63
     7a4:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){
     7a6:	82 30       	cpi	r24, 0x02	; 2
     7a8:	61 f0       	breq	.+24     	; 0x7c2 <TIMER_COUNTER0_compoutmodeA+0x2a>
     7aa:	83 30       	cpi	r24, 0x03	; 3
     7ac:	91 f0       	breq	.+36     	; 0x7d2 <TIMER_COUNTER0_compoutmodeA+0x3a>
     7ae:	81 30       	cpi	r24, 0x01	; 1
     7b0:	b9 f4       	brne	.+46     	; 0x7e0 <TIMER_COUNTER0_compoutmodeA+0x48>
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0A0);
     7b2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     7b6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     7ba:	87 85       	ldd	r24, Z+15	; 0x0f
     7bc:	80 64       	ori	r24, 0x40	; 64
     7be:	87 87       	std	Z+15, r24	; 0x0f
		break;
     7c0:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0A1);
     7c2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     7c6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     7ca:	87 85       	ldd	r24, Z+15	; 0x0f
     7cc:	80 68       	ori	r24, 0x80	; 128
     7ce:	87 87       	std	Z+15, r24	; 0x0f
		break;
     7d0:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0A0) | (1 << COM0A1);
     7d2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     7d6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     7da:	87 85       	ldd	r24, Z+15	; 0x0f
     7dc:	80 6c       	ori	r24, 0xC0	; 192
     7de:	87 87       	std	Z+15, r24	; 0x0f
     7e0:	08 95       	ret

000007e2 <TIMER_COUNTER0_compoutmodeB>:
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc0.reg->tccr0a &= ~((1 << COM0B0) | (1 << COM0B1));
     7e2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     7e6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     7ea:	97 85       	ldd	r25, Z+15	; 0x0f
     7ec:	9f 7c       	andi	r25, 0xCF	; 207
     7ee:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
     7f0:	82 30       	cpi	r24, 0x02	; 2
     7f2:	61 f0       	breq	.+24     	; 0x80c <TIMER_COUNTER0_compoutmodeB+0x2a>
     7f4:	83 30       	cpi	r24, 0x03	; 3
     7f6:	91 f0       	breq	.+36     	; 0x81c <TIMER_COUNTER0_compoutmodeB+0x3a>
     7f8:	81 30       	cpi	r24, 0x01	; 1
     7fa:	b9 f4       	brne	.+46     	; 0x82a <TIMER_COUNTER0_compoutmodeB+0x48>
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0B0);
     7fc:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     800:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     804:	87 85       	ldd	r24, Z+15	; 0x0f
     806:	80 61       	ori	r24, 0x10	; 16
     808:	87 87       	std	Z+15, r24	; 0x0f
		break;
     80a:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0B1);
     80c:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     810:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     814:	87 85       	ldd	r24, Z+15	; 0x0f
     816:	80 62       	ori	r24, 0x20	; 32
     818:	87 87       	std	Z+15, r24	; 0x0f
		break;
     81a:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc0.reg->tccr0a |= (1 << COM0B0) | (1 << COM0B1);
     81c:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     820:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     824:	87 85       	ldd	r24, Z+15	; 0x0f
     826:	80 63       	ori	r24, 0x30	; 48
     828:	87 87       	std	Z+15, r24	; 0x0f
     82a:	08 95       	ret

0000082c <TIMER_COUNTER0_compareA>:
		break;
	}
}
void TIMER_COUNTER0_compareA(unsigned char compare)
{
	mega328.tc0.reg->ocr0a = compare;
     82c:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     830:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     834:	82 8b       	std	Z+18, r24	; 0x12
     836:	08 95       	ret

00000838 <TIMER_COUNTER0_compareB>:
}
void TIMER_COUNTER0_compareB(unsigned char compare)
{
	mega328.tc0.reg->ocr0b = compare;
     838:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     83c:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     840:	83 8b       	std	Z+19, r24	; 0x13
     842:	08 95       	ret

00000844 <TIMER_COUNTER0_stop>:
}
void TIMER_COUNTER0_stop(void)
// stops timer by setting prescaler to zero
{
	mega328.tc0.reg->tccr0b &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
     844:	ea eb       	ldi	r30, 0xBA	; 186
     846:	f1 e0       	ldi	r31, 0x01	; 1
     848:	a6 8d       	ldd	r26, Z+30	; 0x1e
     84a:	b7 8d       	ldd	r27, Z+31	; 0x1f
     84c:	50 96       	adiw	r26, 0x10	; 16
     84e:	8c 91       	ld	r24, X
     850:	50 97       	sbiw	r26, 0x10	; 16
     852:	88 7f       	andi	r24, 0xF8	; 248
     854:	50 96       	adiw	r26, 0x10	; 16
     856:	8c 93       	st	X, r24
	mega328.tc0.reg->tcnt0 = 0X00;
     858:	06 8c       	ldd	r0, Z+30	; 0x1e
     85a:	f7 8d       	ldd	r31, Z+31	; 0x1f
     85c:	e0 2d       	mov	r30, r0
     85e:	11 8a       	std	Z+17, r1	; 0x11
	timer0_state = 0;
     860:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <timer0_state>
     864:	08 95       	ret

00000866 <TIMER_COUNTER1_start>:
//	PARAMETER SETTING
//	Frequency oscillator devision factor or prescaler.
//	prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
//	clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
//	External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
     866:	ef 92       	push	r14
     868:	ff 92       	push	r15
     86a:	0f 93       	push	r16
     86c:	1f 93       	push	r17
     86e:	cf 93       	push	r28
     870:	df 93       	push	r29
     872:	ec 01       	movw	r28, r24
	if(timer1_state == 0){ // one shot
     874:	90 91 7c 01 	lds	r25, 0x017C	; 0x80017c <timer1_state>
     878:	91 11       	cpse	r25, r1
     87a:	72 c0       	rjmp	.+228    	; 0x960 <__stack+0x61>
		mega328.tc1.reg->ocr1a = mega328.writelhbyte(0xFFFF);
     87c:	0a eb       	ldi	r16, 0xBA	; 186
     87e:	11 e0       	ldi	r17, 0x01	; 1
     880:	d8 01       	movw	r26, r16
     882:	5a 96       	adiw	r26, 0x1a	; 26
     884:	ed 90       	ld	r14, X+
     886:	fc 90       	ld	r15, X
     888:	5b 97       	sbiw	r26, 0x1b	; 27
     88a:	b2 e5       	ldi	r27, 0x52	; 82
     88c:	eb 0e       	add	r14, r27
     88e:	f1 1c       	adc	r15, r1
     890:	d8 01       	movw	r26, r16
     892:	d8 96       	adiw	r26, 0x38	; 56
     894:	ed 91       	ld	r30, X+
     896:	fc 91       	ld	r31, X
     898:	d9 97       	sbiw	r26, 0x39	; 57
     89a:	8f ef       	ldi	r24, 0xFF	; 255
     89c:	9f ef       	ldi	r25, 0xFF	; 255
     89e:	09 95       	icall
     8a0:	f7 01       	movw	r30, r14
     8a2:	91 83       	std	Z+1, r25	; 0x01
     8a4:	80 83       	st	Z, r24
		mega328.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
     8a6:	d8 01       	movw	r26, r16
     8a8:	5a 96       	adiw	r26, 0x1a	; 26
     8aa:	2d 91       	ld	r18, X+
     8ac:	3c 91       	ld	r19, X
     8ae:	5b 97       	sbiw	r26, 0x1b	; 27
     8b0:	f9 01       	movw	r30, r18
     8b2:	e5 5b       	subi	r30, 0xB5	; 181
     8b4:	ff 4f       	sbci	r31, 0xFF	; 255
     8b6:	80 81       	ld	r24, Z
     8b8:	88 7f       	andi	r24, 0xF8	; 248
     8ba:	80 83       	st	Z, r24
		switch(prescaler){
     8bc:	c8 30       	cpi	r28, 0x08	; 8
     8be:	d1 05       	cpc	r29, r1
     8c0:	e1 f0       	breq	.+56     	; 0x8fa <TIMER_COUNTER1_start+0x94>
     8c2:	48 f4       	brcc	.+18     	; 0x8d6 <TIMER_COUNTER1_start+0x70>
     8c4:	c3 30       	cpi	r28, 0x03	; 3
     8c6:	d1 05       	cpc	r29, r1
     8c8:	81 f1       	breq	.+96     	; 0x92a <__stack+0x2b>
     8ca:	c5 30       	cpi	r28, 0x05	; 5
     8cc:	d1 05       	cpc	r29, r1
     8ce:	99 f1       	breq	.+102    	; 0x936 <__stack+0x37>
     8d0:	21 97       	sbiw	r28, 0x01	; 1
     8d2:	b9 f5       	brne	.+110    	; 0x942 <__stack+0x43>
     8d4:	0c c0       	rjmp	.+24     	; 0x8ee <TIMER_COUNTER1_start+0x88>
     8d6:	c1 15       	cp	r28, r1
     8d8:	b1 e0       	ldi	r27, 0x01	; 1
     8da:	db 07       	cpc	r29, r27
     8dc:	d1 f0       	breq	.+52     	; 0x912 <__stack+0x13>
     8de:	c1 15       	cp	r28, r1
     8e0:	e4 e0       	ldi	r30, 0x04	; 4
     8e2:	de 07       	cpc	r29, r30
     8e4:	e1 f0       	breq	.+56     	; 0x91e <__stack+0x1f>
     8e6:	c0 34       	cpi	r28, 0x40	; 64
     8e8:	d1 05       	cpc	r29, r1
     8ea:	59 f5       	brne	.+86     	; 0x942 <__stack+0x43>
     8ec:	0c c0       	rjmp	.+24     	; 0x906 <__stack+0x7>
			case 1: // clkI/O/1 (No prescaler)
				mega328.tc1.reg->tccr1b |= (1 << CS10);
     8ee:	f9 01       	movw	r30, r18
     8f0:	e5 5b       	subi	r30, 0xB5	; 181
     8f2:	ff 4f       	sbci	r31, 0xFF	; 255
     8f4:	81 60       	ori	r24, 0x01	; 1
     8f6:	80 83       	st	Z, r24
			break;
     8f8:	29 c0       	rjmp	.+82     	; 0x94c <__stack+0x4d>
			case 8: // clkI/O/8 (From prescaler)
				mega328.tc1.reg->tccr1b |= (1 << CS11);
     8fa:	f9 01       	movw	r30, r18
     8fc:	e5 5b       	subi	r30, 0xB5	; 181
     8fe:	ff 4f       	sbci	r31, 0xFF	; 255
     900:	82 60       	ori	r24, 0x02	; 2
     902:	80 83       	st	Z, r24
			break;
     904:	23 c0       	rjmp	.+70     	; 0x94c <__stack+0x4d>
			case 64: // clkI/O/64 (From prescaler)
				mega328.tc1.reg->tccr1b |= (3 << CS10);
     906:	f9 01       	movw	r30, r18
     908:	e5 5b       	subi	r30, 0xB5	; 181
     90a:	ff 4f       	sbci	r31, 0xFF	; 255
     90c:	83 60       	ori	r24, 0x03	; 3
     90e:	80 83       	st	Z, r24
			break;
     910:	1d c0       	rjmp	.+58     	; 0x94c <__stack+0x4d>
			case 256: // clkI/O/256 (From prescaler)
				mega328.tc1.reg->tccr1b |= (1 << CS12);
     912:	f9 01       	movw	r30, r18
     914:	e5 5b       	subi	r30, 0xB5	; 181
     916:	ff 4f       	sbci	r31, 0xFF	; 255
     918:	84 60       	ori	r24, 0x04	; 4
     91a:	80 83       	st	Z, r24
			break;
     91c:	17 c0       	rjmp	.+46     	; 0x94c <__stack+0x4d>
			case 1024: // clkI/O/1024 (From prescaler)
				mega328.tc1.reg->tccr1b |= (5 << CS10);
     91e:	f9 01       	movw	r30, r18
     920:	e5 5b       	subi	r30, 0xB5	; 181
     922:	ff 4f       	sbci	r31, 0xFF	; 255
     924:	85 60       	ori	r24, 0x05	; 5
     926:	80 83       	st	Z, r24
			break;
     928:	11 c0       	rjmp	.+34     	; 0x94c <__stack+0x4d>
			case 3: // External clock source on Tn pin. Clock on falling edge
				mega328.tc1.reg->tccr1b |= (6 << CS10);
     92a:	f9 01       	movw	r30, r18
     92c:	e5 5b       	subi	r30, 0xB5	; 181
     92e:	ff 4f       	sbci	r31, 0xFF	; 255
     930:	86 60       	ori	r24, 0x06	; 6
     932:	80 83       	st	Z, r24
			break;
     934:	0b c0       	rjmp	.+22     	; 0x94c <__stack+0x4d>
			case 5: // External clock source on Tn pin. Clock on rising edge
				mega328.tc1.reg->tccr1b |= (7 << CS10);
     936:	f9 01       	movw	r30, r18
     938:	e5 5b       	subi	r30, 0xB5	; 181
     93a:	ff 4f       	sbci	r31, 0xFF	; 255
     93c:	87 60       	ori	r24, 0x07	; 7
     93e:	80 83       	st	Z, r24
			break;
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0x4d>
			default:
				mega328.tc1.reg->tccr1b |= (5 << CS10);
     942:	f9 01       	movw	r30, r18
     944:	e5 5b       	subi	r30, 0xB5	; 181
     946:	ff 4f       	sbci	r31, 0xFF	; 255
     948:	85 60       	ori	r24, 0x05	; 5
     94a:	80 83       	st	Z, r24
			break;
		}
		mega328.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     94c:	e0 91 c2 01 	lds	r30, 0x01C2	; 0x8001c2 <mega328+0x8>
     950:	f0 91 c3 01 	lds	r31, 0x01C3	; 0x8001c3 <mega328+0x9>
     954:	81 a1       	ldd	r24, Z+33	; 0x21
     956:	80 68       	ori	r24, 0x80	; 128
     958:	81 a3       	std	Z+33, r24	; 0x21
		timer1_state = 1;
     95a:	81 e0       	ldi	r24, 0x01	; 1
     95c:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <timer1_state>
	}	
}
     960:	df 91       	pop	r29
     962:	cf 91       	pop	r28
     964:	1f 91       	pop	r17
     966:	0f 91       	pop	r16
     968:	ff 90       	pop	r15
     96a:	ef 90       	pop	r14
     96c:	08 95       	ret

0000096e <TIMER_COUNTER1_compoutmodeA>:
void TIMER_COUNTER1_compoutmodeA(unsigned char compoutmode)
{
	mega328.tc1.reg->tccr1a &= ~(3 << COM1A0);
     96e:	20 91 d4 01 	lds	r18, 0x01D4	; 0x8001d4 <mega328+0x1a>
     972:	30 91 d5 01 	lds	r19, 0x01D5	; 0x8001d5 <mega328+0x1b>
     976:	f9 01       	movw	r30, r18
     978:	e6 5b       	subi	r30, 0xB6	; 182
     97a:	ff 4f       	sbci	r31, 0xFF	; 255
     97c:	90 81       	ld	r25, Z
     97e:	9f 73       	andi	r25, 0x3F	; 63
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
     980:	82 30       	cpi	r24, 0x02	; 2
     982:	61 f0       	breq	.+24     	; 0x99c <TIMER_COUNTER1_compoutmodeA+0x2e>
     984:	83 30       	cpi	r24, 0x03	; 3
     986:	81 f0       	breq	.+32     	; 0x9a8 <TIMER_COUNTER1_compoutmodeA+0x3a>
     988:	81 30       	cpi	r24, 0x01	; 1
     98a:	11 f0       	breq	.+4      	; 0x990 <TIMER_COUNTER1_compoutmodeA+0x22>
		timer1_state = 1;
	}	
}
void TIMER_COUNTER1_compoutmodeA(unsigned char compoutmode)
{
	mega328.tc1.reg->tccr1a &= ~(3 << COM1A0);
     98c:	90 83       	st	Z, r25
     98e:	08 95       	ret
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1A0);
     990:	f9 01       	movw	r30, r18
     992:	e6 5b       	subi	r30, 0xB6	; 182
     994:	ff 4f       	sbci	r31, 0xFF	; 255
     996:	90 64       	ori	r25, 0x40	; 64
     998:	90 83       	st	Z, r25
		break;
     99a:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1A1);
     99c:	f9 01       	movw	r30, r18
     99e:	e6 5b       	subi	r30, 0xB6	; 182
     9a0:	ff 4f       	sbci	r31, 0xFF	; 255
     9a2:	90 68       	ori	r25, 0x80	; 128
     9a4:	90 83       	st	Z, r25
		break;
     9a6:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1A0) | (1 << COM1A1);
     9a8:	f9 01       	movw	r30, r18
     9aa:	e6 5b       	subi	r30, 0xB6	; 182
     9ac:	ff 4f       	sbci	r31, 0xFF	; 255
     9ae:	90 6c       	ori	r25, 0xC0	; 192
     9b0:	90 83       	st	Z, r25
     9b2:	08 95       	ret

000009b4 <TIMER_COUNTER1_compoutmodeB>:
		break;
	}
}
void TIMER_COUNTER1_compoutmodeB(unsigned char compoutmode)
{
	mega328.tc1.reg->tccr1a &= ~(3 << COM1B0);
     9b4:	20 91 d4 01 	lds	r18, 0x01D4	; 0x8001d4 <mega328+0x1a>
     9b8:	30 91 d5 01 	lds	r19, 0x01D5	; 0x8001d5 <mega328+0x1b>
     9bc:	f9 01       	movw	r30, r18
     9be:	e6 5b       	subi	r30, 0xB6	; 182
     9c0:	ff 4f       	sbci	r31, 0xFF	; 255
     9c2:	90 81       	ld	r25, Z
     9c4:	9f 7c       	andi	r25, 0xCF	; 207
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
     9c6:	82 30       	cpi	r24, 0x02	; 2
     9c8:	61 f0       	breq	.+24     	; 0x9e2 <TIMER_COUNTER1_compoutmodeB+0x2e>
     9ca:	83 30       	cpi	r24, 0x03	; 3
     9cc:	81 f0       	breq	.+32     	; 0x9ee <TIMER_COUNTER1_compoutmodeB+0x3a>
     9ce:	81 30       	cpi	r24, 0x01	; 1
     9d0:	11 f0       	breq	.+4      	; 0x9d6 <TIMER_COUNTER1_compoutmodeB+0x22>
		break;
	}
}
void TIMER_COUNTER1_compoutmodeB(unsigned char compoutmode)
{
	mega328.tc1.reg->tccr1a &= ~(3 << COM1B0);
     9d2:	90 83       	st	Z, r25
     9d4:	08 95       	ret
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1B0);
     9d6:	f9 01       	movw	r30, r18
     9d8:	e6 5b       	subi	r30, 0xB6	; 182
     9da:	ff 4f       	sbci	r31, 0xFF	; 255
     9dc:	90 61       	ori	r25, 0x10	; 16
     9de:	90 83       	st	Z, r25
		break;
     9e0:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1B1);
     9e2:	f9 01       	movw	r30, r18
     9e4:	e6 5b       	subi	r30, 0xB6	; 182
     9e6:	ff 4f       	sbci	r31, 0xFF	; 255
     9e8:	90 62       	ori	r25, 0x20	; 32
     9ea:	90 83       	st	Z, r25
		break;
     9ec:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc1.reg->tccr1a |= (1 << COM1B0) | (1 << COM1B1);
     9ee:	f9 01       	movw	r30, r18
     9f0:	e6 5b       	subi	r30, 0xB6	; 182
     9f2:	ff 4f       	sbci	r31, 0xFF	; 255
     9f4:	90 63       	ori	r25, 0x30	; 48
     9f6:	90 83       	st	Z, r25
     9f8:	08 95       	ret

000009fa <TIMER_COUNTER1_compareA>:
		default:
		break;
	}
}
void TIMER_COUNTER1_compareA(uint16_t compare)
{
     9fa:	cf 93       	push	r28
     9fc:	df 93       	push	r29
	mega328.tc1.reg->ocr1a = mega328.writelhbyte(compare);
     9fe:	ea eb       	ldi	r30, 0xBA	; 186
     a00:	f1 e0       	ldi	r31, 0x01	; 1
     a02:	c2 8d       	ldd	r28, Z+26	; 0x1a
     a04:	d3 8d       	ldd	r29, Z+27	; 0x1b
     a06:	ce 5a       	subi	r28, 0xAE	; 174
     a08:	df 4f       	sbci	r29, 0xFF	; 255
     a0a:	00 ac       	ldd	r0, Z+56	; 0x38
     a0c:	f1 ad       	ldd	r31, Z+57	; 0x39
     a0e:	e0 2d       	mov	r30, r0
     a10:	09 95       	icall
     a12:	99 83       	std	Y+1, r25	; 0x01
     a14:	88 83       	st	Y, r24
}
     a16:	df 91       	pop	r29
     a18:	cf 91       	pop	r28
     a1a:	08 95       	ret

00000a1c <TIMER_COUNTER1_compareB>:
void TIMER_COUNTER1_compareB(uint16_t compare)
{
     a1c:	cf 93       	push	r28
     a1e:	df 93       	push	r29
	mega328.tc1.reg->ocr1b = mega328.writelhbyte(compare);
     a20:	ea eb       	ldi	r30, 0xBA	; 186
     a22:	f1 e0       	ldi	r31, 0x01	; 1
     a24:	c2 8d       	ldd	r28, Z+26	; 0x1a
     a26:	d3 8d       	ldd	r29, Z+27	; 0x1b
     a28:	cc 5a       	subi	r28, 0xAC	; 172
     a2a:	df 4f       	sbci	r29, 0xFF	; 255
     a2c:	00 ac       	ldd	r0, Z+56	; 0x38
     a2e:	f1 ad       	ldd	r31, Z+57	; 0x39
     a30:	e0 2d       	mov	r30, r0
     a32:	09 95       	icall
     a34:	99 83       	std	Y+1, r25	; 0x01
     a36:	88 83       	st	Y, r24
}
     a38:	df 91       	pop	r29
     a3a:	cf 91       	pop	r28
     a3c:	08 95       	ret

00000a3e <TIMER_COUNTER1_stop>:
void TIMER_COUNTER1_stop(void)
// stops timer by setting prescaler to zero
{
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
	mega328.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
     a42:	ea eb       	ldi	r30, 0xBA	; 186
     a44:	f1 e0       	ldi	r31, 0x01	; 1
     a46:	82 8d       	ldd	r24, Z+26	; 0x1a
     a48:	93 8d       	ldd	r25, Z+27	; 0x1b
     a4a:	dc 01       	movw	r26, r24
     a4c:	a5 5b       	subi	r26, 0xB5	; 181
     a4e:	bf 4f       	sbci	r27, 0xFF	; 255
     a50:	2c 91       	ld	r18, X
     a52:	28 7f       	andi	r18, 0xF8	; 248
     a54:	2c 93       	st	X, r18
	mega328.tc1.reg->tcnt1 = mega328.writelhbyte(0X0000);
     a56:	ec 01       	movw	r28, r24
     a58:	c2 5b       	subi	r28, 0xB2	; 178
     a5a:	df 4f       	sbci	r29, 0xFF	; 255
     a5c:	00 ac       	ldd	r0, Z+56	; 0x38
     a5e:	f1 ad       	ldd	r31, Z+57	; 0x39
     a60:	e0 2d       	mov	r30, r0
     a62:	80 e0       	ldi	r24, 0x00	; 0
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	09 95       	icall
     a68:	99 83       	std	Y+1, r25	; 0x01
     a6a:	88 83       	st	Y, r24
	timer1_state = 0;
     a6c:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <timer1_state>
}
     a70:	df 91       	pop	r29
     a72:	cf 91       	pop	r28
     a74:	08 95       	ret

00000a76 <TIMER_COUNTER2_start>:
//	PARAMETER SETTING
//	Frequency oscillator devision factor or prescaler.
//	prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
//	clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
//	External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
     a76:	ac 01       	movw	r20, r24
	if(timer2_state == 0){ // one shot
     a78:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <timer2_state>
     a7c:	81 11       	cpse	r24, r1
     a7e:	60 c0       	rjmp	.+192    	; 0xb40 <TIMER_COUNTER2_start+0xca>
		mega328.tc2.reg->ocr2a = 0XFF;
     a80:	20 91 dc 01 	lds	r18, 0x01DC	; 0x8001dc <mega328+0x22>
     a84:	30 91 dd 01 	lds	r19, 0x01DD	; 0x8001dd <mega328+0x23>
     a88:	f9 01       	movw	r30, r18
     a8a:	e4 58       	subi	r30, 0x84	; 132
     a8c:	ff 4f       	sbci	r31, 0xFF	; 255
     a8e:	8f ef       	ldi	r24, 0xFF	; 255
     a90:	80 83       	st	Z, r24
		mega328.tc2.reg->tccr2b &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
     a92:	32 97       	sbiw	r30, 0x02	; 2
     a94:	90 81       	ld	r25, Z
     a96:	98 7f       	andi	r25, 0xF8	; 248
     a98:	90 83       	st	Z, r25
		switch(prescaler){
     a9a:	40 34       	cpi	r20, 0x40	; 64
     a9c:	51 05       	cpc	r21, r1
     a9e:	49 f1       	breq	.+82     	; 0xaf2 <TIMER_COUNTER2_start+0x7c>
     aa0:	50 f4       	brcc	.+20     	; 0xab6 <TIMER_COUNTER2_start+0x40>
     aa2:	48 30       	cpi	r20, 0x08	; 8
     aa4:	51 05       	cpc	r21, r1
     aa6:	c9 f0       	breq	.+50     	; 0xada <TIMER_COUNTER2_start+0x64>
     aa8:	40 32       	cpi	r20, 0x20	; 32
     aaa:	51 05       	cpc	r21, r1
     aac:	e1 f0       	breq	.+56     	; 0xae6 <TIMER_COUNTER2_start+0x70>
     aae:	41 30       	cpi	r20, 0x01	; 1
     ab0:	51 05       	cpc	r21, r1
     ab2:	b9 f5       	brne	.+110    	; 0xb22 <TIMER_COUNTER2_start+0xac>
     ab4:	0c c0       	rjmp	.+24     	; 0xace <TIMER_COUNTER2_start+0x58>
     ab6:	41 15       	cp	r20, r1
     ab8:	81 e0       	ldi	r24, 0x01	; 1
     aba:	58 07       	cpc	r21, r24
     abc:	31 f1       	breq	.+76     	; 0xb0a <TIMER_COUNTER2_start+0x94>
     abe:	41 15       	cp	r20, r1
     ac0:	84 e0       	ldi	r24, 0x04	; 4
     ac2:	58 07       	cpc	r21, r24
     ac4:	41 f1       	breq	.+80     	; 0xb16 <TIMER_COUNTER2_start+0xa0>
     ac6:	40 38       	cpi	r20, 0x80	; 128
     ac8:	51 05       	cpc	r21, r1
     aca:	59 f5       	brne	.+86     	; 0xb22 <TIMER_COUNTER2_start+0xac>
     acc:	18 c0       	rjmp	.+48     	; 0xafe <TIMER_COUNTER2_start+0x88>
			case 1: // clkI/O/(No prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS20);
     ace:	f9 01       	movw	r30, r18
     ad0:	e6 58       	subi	r30, 0x86	; 134
     ad2:	ff 4f       	sbci	r31, 0xFF	; 255
     ad4:	91 60       	ori	r25, 0x01	; 1
     ad6:	90 83       	st	Z, r25
			break;
     ad8:	29 c0       	rjmp	.+82     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 8: // clkI/O/8 (From prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS21);
     ada:	f9 01       	movw	r30, r18
     adc:	e6 58       	subi	r30, 0x86	; 134
     ade:	ff 4f       	sbci	r31, 0xFF	; 255
     ae0:	92 60       	ori	r25, 0x02	; 2
     ae2:	90 83       	st	Z, r25
			break;
     ae4:	23 c0       	rjmp	.+70     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 32: // clkI/O/32 (From prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS21) | (1 << CS20);
     ae6:	f9 01       	movw	r30, r18
     ae8:	e6 58       	subi	r30, 0x86	; 134
     aea:	ff 4f       	sbci	r31, 0xFF	; 255
     aec:	93 60       	ori	r25, 0x03	; 3
     aee:	90 83       	st	Z, r25
			break;
     af0:	1d c0       	rjmp	.+58     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 64: // clkI/O/64 (From prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS22);
     af2:	f9 01       	movw	r30, r18
     af4:	e6 58       	subi	r30, 0x86	; 134
     af6:	ff 4f       	sbci	r31, 0xFF	; 255
     af8:	94 60       	ori	r25, 0x04	; 4
     afa:	90 83       	st	Z, r25
			break;
     afc:	17 c0       	rjmp	.+46     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 128: // clkI/O/128 (From prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS22) | (1 << CS20);
     afe:	f9 01       	movw	r30, r18
     b00:	e6 58       	subi	r30, 0x86	; 134
     b02:	ff 4f       	sbci	r31, 0xFF	; 255
     b04:	95 60       	ori	r25, 0x05	; 5
     b06:	90 83       	st	Z, r25
			break;
     b08:	11 c0       	rjmp	.+34     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 256: // clkI/O/256 (From prescaler)
				mega328.tc2.reg->tccr2b |= (1 << CS22) | (1 << CS21);
     b0a:	f9 01       	movw	r30, r18
     b0c:	e6 58       	subi	r30, 0x86	; 134
     b0e:	ff 4f       	sbci	r31, 0xFF	; 255
     b10:	96 60       	ori	r25, 0x06	; 6
     b12:	90 83       	st	Z, r25
			break;
     b14:	0b c0       	rjmp	.+22     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			case 1024: // clkI/O/1024 (From prescaler)
				mega328.tc2.reg->tccr2b |= (7 << CS20);
     b16:	f9 01       	movw	r30, r18
     b18:	e6 58       	subi	r30, 0x86	; 134
     b1a:	ff 4f       	sbci	r31, 0xFF	; 255
     b1c:	97 60       	ori	r25, 0x07	; 7
     b1e:	90 83       	st	Z, r25
			break;
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <TIMER_COUNTER2_start+0xb6>
			default:
				mega328.tc2.reg->tccr2b |= (7 << CS20);
     b22:	f9 01       	movw	r30, r18
     b24:	e6 58       	subi	r30, 0x86	; 134
     b26:	ff 4f       	sbci	r31, 0xFF	; 255
     b28:	97 60       	ori	r25, 0x07	; 7
     b2a:	90 83       	st	Z, r25
			break;
		}
		mega328.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     b2c:	e0 91 c2 01 	lds	r30, 0x01C2	; 0x8001c2 <mega328+0x8>
     b30:	f0 91 c3 01 	lds	r31, 0x01C3	; 0x8001c3 <mega328+0x9>
     b34:	81 a1       	ldd	r24, Z+33	; 0x21
     b36:	80 68       	ori	r24, 0x80	; 128
     b38:	81 a3       	std	Z+33, r24	; 0x21
		timer2_state = 1;
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <timer2_state>
     b40:	08 95       	ret

00000b42 <TIMER_COUNTER2_compoutmodeA>:
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc2.reg->tccr2a &= ~((1 << COM2A0) | (1 << COM2A1));
     b42:	20 91 dc 01 	lds	r18, 0x01DC	; 0x8001dc <mega328+0x22>
     b46:	30 91 dd 01 	lds	r19, 0x01DD	; 0x8001dd <mega328+0x23>
     b4a:	f9 01       	movw	r30, r18
     b4c:	e7 58       	subi	r30, 0x87	; 135
     b4e:	ff 4f       	sbci	r31, 0xFF	; 255
     b50:	90 81       	ld	r25, Z
     b52:	9f 73       	andi	r25, 0x3F	; 63
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
     b54:	82 30       	cpi	r24, 0x02	; 2
     b56:	61 f0       	breq	.+24     	; 0xb70 <TIMER_COUNTER2_compoutmodeA+0x2e>
     b58:	83 30       	cpi	r24, 0x03	; 3
     b5a:	81 f0       	breq	.+32     	; 0xb7c <TIMER_COUNTER2_compoutmodeA+0x3a>
     b5c:	81 30       	cpi	r24, 0x01	; 1
     b5e:	11 f0       	breq	.+4      	; 0xb64 <TIMER_COUNTER2_compoutmodeA+0x22>
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc2.reg->tccr2a &= ~((1 << COM2A0) | (1 << COM2A1));
     b60:	90 83       	st	Z, r25
     b62:	08 95       	ret
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2A0);
     b64:	f9 01       	movw	r30, r18
     b66:	e7 58       	subi	r30, 0x87	; 135
     b68:	ff 4f       	sbci	r31, 0xFF	; 255
     b6a:	90 64       	ori	r25, 0x40	; 64
     b6c:	90 83       	st	Z, r25
		break;
     b6e:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2A1);
     b70:	f9 01       	movw	r30, r18
     b72:	e7 58       	subi	r30, 0x87	; 135
     b74:	ff 4f       	sbci	r31, 0xFF	; 255
     b76:	90 68       	ori	r25, 0x80	; 128
     b78:	90 83       	st	Z, r25
		break;
     b7a:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2A0) | (1 << COM2A1);
     b7c:	f9 01       	movw	r30, r18
     b7e:	e7 58       	subi	r30, 0x87	; 135
     b80:	ff 4f       	sbci	r31, 0xFF	; 255
     b82:	90 6c       	ori	r25, 0xC0	; 192
     b84:	90 83       	st	Z, r25
     b86:	08 95       	ret

00000b88 <TIMER_COUNTER2_compoutmodeB>:
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc2.reg->tccr2a &= ~((1 << COM2B0) | (1 << COM2B1));
     b88:	20 91 dc 01 	lds	r18, 0x01DC	; 0x8001dc <mega328+0x22>
     b8c:	30 91 dd 01 	lds	r19, 0x01DD	; 0x8001dd <mega328+0x23>
     b90:	f9 01       	movw	r30, r18
     b92:	e7 58       	subi	r30, 0x87	; 135
     b94:	ff 4f       	sbci	r31, 0xFF	; 255
     b96:	90 81       	ld	r25, Z
     b98:	9f 7c       	andi	r25, 0xCF	; 207
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
     b9a:	82 30       	cpi	r24, 0x02	; 2
     b9c:	61 f0       	breq	.+24     	; 0xbb6 <TIMER_COUNTER2_compoutmodeB+0x2e>
     b9e:	83 30       	cpi	r24, 0x03	; 3
     ba0:	81 f0       	breq	.+32     	; 0xbc2 <TIMER_COUNTER2_compoutmodeB+0x3a>
     ba2:	81 30       	cpi	r24, 0x01	; 1
     ba4:	11 f0       	breq	.+4      	; 0xbaa <TIMER_COUNTER2_compoutmodeB+0x22>
//	compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
//	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
//	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
//	default-Normal port operation, OC0 disconnected.
{
	mega328.tc2.reg->tccr2a &= ~((1 << COM2B0) | (1 << COM2B1));
     ba6:	90 83       	st	Z, r25
     ba8:	08 95       	ret
	switch(compoutmode){ // see table 53, 54, 55 in data sheet for more information
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
				// Toggle OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2B0);
     baa:	f9 01       	movw	r30, r18
     bac:	e7 58       	subi	r30, 0x87	; 135
     bae:	ff 4f       	sbci	r31, 0xFF	; 255
     bb0:	90 61       	ori	r25, 0x10	; 16
     bb2:	90 83       	st	Z, r25
		break;
     bb4:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
				// match when down counting.
				// Clear OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2B1);
     bb6:	f9 01       	movw	r30, r18
     bb8:	e7 58       	subi	r30, 0x87	; 135
     bba:	ff 4f       	sbci	r31, 0xFF	; 255
     bbc:	90 62       	ori	r25, 0x20	; 32
     bbe:	90 83       	st	Z, r25
		break;
     bc0:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
				// match when down counting.
				// Set OC0 on compare match
			mega328.tc2.reg->tccr2a |= (1 << COM2B0) | (1 << COM2B1);
     bc2:	f9 01       	movw	r30, r18
     bc4:	e7 58       	subi	r30, 0x87	; 135
     bc6:	ff 4f       	sbci	r31, 0xFF	; 255
     bc8:	90 63       	ori	r25, 0x30	; 48
     bca:	90 83       	st	Z, r25
     bcc:	08 95       	ret

00000bce <TIMER_COUNTER2_compareA>:
		break;
	}
}
void TIMER_COUNTER2_compareA(unsigned char compare)
{
	mega328.tc2.reg->ocr2a = compare;
     bce:	e0 91 dc 01 	lds	r30, 0x01DC	; 0x8001dc <mega328+0x22>
     bd2:	f0 91 dd 01 	lds	r31, 0x01DD	; 0x8001dd <mega328+0x23>
     bd6:	e4 58       	subi	r30, 0x84	; 132
     bd8:	ff 4f       	sbci	r31, 0xFF	; 255
     bda:	80 83       	st	Z, r24
     bdc:	08 95       	ret

00000bde <TIMER_COUNTER2_compareB>:
}
	void TIMER_COUNTER2_compareB(unsigned char compare)
{
	mega328.tc2.reg->ocr2b = compare;
     bde:	e0 91 dc 01 	lds	r30, 0x01DC	; 0x8001dc <mega328+0x22>
     be2:	f0 91 dd 01 	lds	r31, 0x01DD	; 0x8001dd <mega328+0x23>
     be6:	e3 58       	subi	r30, 0x83	; 131
     be8:	ff 4f       	sbci	r31, 0xFF	; 255
     bea:	80 83       	st	Z, r24
     bec:	08 95       	ret

00000bee <TIMER_COUNTER2_stop>:
}
void TIMER_COUNTER2_stop(void)
// stops timer by setting prescaler to zero
{
	mega328.tc2.reg->tccr2b &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
     bee:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <mega328+0x22>
     bf2:	90 91 dd 01 	lds	r25, 0x01DD	; 0x8001dd <mega328+0x23>
     bf6:	fc 01       	movw	r30, r24
     bf8:	e6 58       	subi	r30, 0x86	; 134
     bfa:	ff 4f       	sbci	r31, 0xFF	; 255
     bfc:	20 81       	ld	r18, Z
     bfe:	28 7f       	andi	r18, 0xF8	; 248
     c00:	20 83       	st	Z, r18
	mega328.tc2.reg->tcnt2 = 0X00;
     c02:	31 96       	adiw	r30, 0x01	; 1
     c04:	10 82       	st	Z, r1
	timer2_state = 0;
     c06:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <timer2_state>
     c0a:	08 95       	ret

00000c0c <TIMER_COUNTER0enable>:
/*** Procedure & Function ***/
TIMER_COUNTER0 TIMER_COUNTER0enable(unsigned char wavegenmode, unsigned char interrupt)
//	PARAMETER SETTING
//	wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
//	interrupt: off; overflow; output compare; both; default - non.
{
     c0c:	ef 92       	push	r14
     c0e:	ff 92       	push	r15
     c10:	0f 93       	push	r16
     c12:	1f 93       	push	r17
     c14:	cf 93       	push	r28
     c16:	df 93       	push	r29
     c18:	cd b7       	in	r28, 0x3d	; 61
     c1a:	de b7       	in	r29, 0x3e	; 62
     c1c:	ec 97       	sbiw	r28, 0x3c	; 60
     c1e:	0f b6       	in	r0, 0x3f	; 63
     c20:	f8 94       	cli
     c22:	de bf       	out	0x3e, r29	; 62
     c24:	0f be       	out	0x3f, r0	; 63
     c26:	cd bf       	out	0x3d, r28	; 61
     c28:	8c 01       	movw	r16, r24
     c2a:	e6 2e       	mov	r14, r22
     c2c:	f4 2e       	mov	r15, r20
	TIMER_COUNTER0 timer0;
	mega328 = ATMEGA328enable();
     c2e:	ce 01       	movw	r24, r28
     c30:	01 96       	adiw	r24, 0x01	; 1
     c32:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
     c36:	8c e3       	ldi	r24, 0x3C	; 60
     c38:	fe 01       	movw	r30, r28
     c3a:	31 96       	adiw	r30, 0x01	; 1
     c3c:	aa eb       	ldi	r26, 0xBA	; 186
     c3e:	b1 e0       	ldi	r27, 0x01	; 1
     c40:	01 90       	ld	r0, Z+
     c42:	0d 92       	st	X+, r0
     c44:	8a 95       	dec	r24
     c46:	e1 f7       	brne	.-8      	; 0xc40 <TIMER_COUNTER0enable+0x34>
	
	timer0_state = 0;
     c48:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <timer0_state>
	mega328.tc0.reg->tccr0a &= ~((1 << WGM01) | (1 << WGM00));
     c4c:	ea eb       	ldi	r30, 0xBA	; 186
     c4e:	f1 e0       	ldi	r31, 0x01	; 1
     c50:	a6 8d       	ldd	r26, Z+30	; 0x1e
     c52:	b7 8d       	ldd	r27, Z+31	; 0x1f
     c54:	1f 96       	adiw	r26, 0x0f	; 15
     c56:	8c 91       	ld	r24, X
     c58:	1f 97       	sbiw	r26, 0x0f	; 15
     c5a:	8c 7f       	andi	r24, 0xFC	; 252
     c5c:	1f 96       	adiw	r26, 0x0f	; 15
     c5e:	8c 93       	st	X, r24
	mega328.tc0.reg->tccr0b &= ~(1 << WGM02);
     c60:	06 8c       	ldd	r0, Z+30	; 0x1e
     c62:	f7 8d       	ldd	r31, Z+31	; 0x1f
     c64:	e0 2d       	mov	r30, r0
     c66:	80 89       	ldd	r24, Z+16	; 0x10
     c68:	87 7f       	andi	r24, 0xF7	; 247
     c6a:	80 8b       	std	Z+16, r24	; 0x10
	switch(wavegenmode){
     c6c:	83 e0       	ldi	r24, 0x03	; 3
     c6e:	e8 16       	cp	r14, r24
     c70:	01 f1       	breq	.+64     	; 0xcb2 <TIMER_COUNTER0enable+0xa6>
     c72:	8e 15       	cp	r24, r14
     c74:	38 f0       	brcs	.+14     	; 0xc84 <TIMER_COUNTER0enable+0x78>
     c76:	e1 e0       	ldi	r30, 0x01	; 1
     c78:	ee 16       	cp	r14, r30
     c7a:	59 f0       	breq	.+22     	; 0xc92 <TIMER_COUNTER0enable+0x86>
     c7c:	f2 e0       	ldi	r31, 0x02	; 2
     c7e:	ef 16       	cp	r14, r31
     c80:	81 f0       	breq	.+32     	; 0xca2 <TIMER_COUNTER0enable+0x96>
     c82:	40 c0       	rjmp	.+128    	; 0xd04 <TIMER_COUNTER0enable+0xf8>
     c84:	85 e0       	ldi	r24, 0x05	; 5
     c86:	e8 16       	cp	r14, r24
     c88:	e1 f0       	breq	.+56     	; 0xcc2 <TIMER_COUNTER0enable+0xb6>
     c8a:	e7 e0       	ldi	r30, 0x07	; 7
     c8c:	ee 16       	cp	r14, r30
     c8e:	51 f1       	breq	.+84     	; 0xce4 <TIMER_COUNTER0enable+0xd8>
     c90:	39 c0       	rjmp	.+114    	; 0xd04 <TIMER_COUNTER0enable+0xf8>
		case 0: // Normal
		break;
		case 1: // PWM, Phase Correct, 8-bit
			mega328.tc0.reg->tccr0a |= (1 << WGM00);
     c92:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     c96:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     c9a:	87 85       	ldd	r24, Z+15	; 0x0f
     c9c:	81 60       	ori	r24, 0x01	; 1
     c9e:	87 87       	std	Z+15, r24	; 0x0f
		break;
     ca0:	31 c0       	rjmp	.+98     	; 0xd04 <TIMER_COUNTER0enable+0xf8>
		case 2: // PWM, Phase Correct, 9-bit
			mega328.tc0.reg->tccr0a |= (1 << WGM01);
     ca2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     ca6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     caa:	87 85       	ldd	r24, Z+15	; 0x0f
     cac:	82 60       	ori	r24, 0x02	; 2
     cae:	87 87       	std	Z+15, r24	; 0x0f
		break;
     cb0:	29 c0       	rjmp	.+82     	; 0xd04 <TIMER_COUNTER0enable+0xf8>
		case 3: // Fast PWM
			mega328.tc0.reg->tccr0a |= (1 << WGM00) | (1 << WGM01);
     cb2:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <mega328+0x1e>
     cb6:	f0 91 d9 01 	lds	r31, 0x01D9	; 0x8001d9 <mega328+0x1f>
     cba:	87 85       	ldd	r24, Z+15	; 0x0f
     cbc:	83 60       	ori	r24, 0x03	; 3
     cbe:	87 87       	std	Z+15, r24	; 0x0f
		break;
     cc0:	21 c0       	rjmp	.+66     	; 0xd04 <TIMER_COUNTER0enable+0xf8>
		case 5: // PWM, Phase Correct
			mega328.tc0.reg->tccr0a |= (1 << WGM00);
     cc2:	ea eb       	ldi	r30, 0xBA	; 186
     cc4:	f1 e0       	ldi	r31, 0x01	; 1
     cc6:	a6 8d       	ldd	r26, Z+30	; 0x1e
     cc8:	b7 8d       	ldd	r27, Z+31	; 0x1f
     cca:	1f 96       	adiw	r26, 0x0f	; 15
     ccc:	8c 91       	ld	r24, X
     cce:	1f 97       	sbiw	r26, 0x0f	; 15
     cd0:	81 60       	ori	r24, 0x01	; 1
     cd2:	1f 96       	adiw	r26, 0x0f	; 15
     cd4:	8c 93       	st	X, r24
			mega328.tc0.reg->tccr0b |= (1 << WGM02);
     cd6:	06 8c       	ldd	r0, Z+30	; 0x1e
     cd8:	f7 8d       	ldd	r31, Z+31	; 0x1f
     cda:	e0 2d       	mov	r30, r0
     cdc:	80 89       	ldd	r24, Z+16	; 0x10
     cde:	88 60       	ori	r24, 0x08	; 8
     ce0:	80 8b       	std	Z+16, r24	; 0x10
		break;
     ce2:	10 c0       	rjmp	.+32     	; 0xd04 <TIMER_COUNTER0enable+0xf8>
		case 7: // Fast PWM
			mega328.tc0.reg->tccr0a |= (1 << WGM00) | (1 << WGM01);
     ce4:	ea eb       	ldi	r30, 0xBA	; 186
     ce6:	f1 e0       	ldi	r31, 0x01	; 1
     ce8:	a6 8d       	ldd	r26, Z+30	; 0x1e
     cea:	b7 8d       	ldd	r27, Z+31	; 0x1f
     cec:	1f 96       	adiw	r26, 0x0f	; 15
     cee:	8c 91       	ld	r24, X
     cf0:	1f 97       	sbiw	r26, 0x0f	; 15
     cf2:	83 60       	ori	r24, 0x03	; 3
     cf4:	1f 96       	adiw	r26, 0x0f	; 15
     cf6:	8c 93       	st	X, r24
			mega328.tc0.reg->tccr0b |= (1 << WGM02);
     cf8:	06 8c       	ldd	r0, Z+30	; 0x1e
     cfa:	f7 8d       	ldd	r31, Z+31	; 0x1f
     cfc:	e0 2d       	mov	r30, r0
     cfe:	80 89       	ldd	r24, Z+16	; 0x10
     d00:	88 60       	ori	r24, 0x08	; 8
     d02:	80 8b       	std	Z+16, r24	; 0x10
		break;
		default:
		break;
	}
	mega328.tc0.reg->timsk0 &= ~((1 << OCIE0B) | (1 << OCIE0A) | (1 << TOIE0));
     d04:	a0 91 d8 01 	lds	r26, 0x01D8	; 0x8001d8 <mega328+0x1e>
     d08:	b0 91 d9 01 	lds	r27, 0x01D9	; 0x8001d9 <mega328+0x1f>
     d0c:	d9 96       	adiw	r26, 0x39	; 57
     d0e:	8c 91       	ld	r24, X
     d10:	d9 97       	sbiw	r26, 0x39	; 57
     d12:	88 7f       	andi	r24, 0xF8	; 248
	switch(interrupt){
     d14:	4f 2d       	mov	r20, r15
     d16:	50 e0       	ldi	r21, 0x00	; 0
     d18:	fa 01       	movw	r30, r20
     d1a:	31 97       	sbiw	r30, 0x01	; 1
     d1c:	e7 30       	cpi	r30, 0x07	; 7
     d1e:	f1 05       	cpc	r31, r1
     d20:	20 f4       	brcc	.+8      	; 0xd2a <TIMER_COUNTER0enable+0x11e>
     d22:	ec 5c       	subi	r30, 0xCC	; 204
     d24:	ff 4f       	sbci	r31, 0xFF	; 255
     d26:	0c 94 e1 0f 	jmp	0x1fc2	; 0x1fc2 <__tablejump2__>
			mega328.tc0.reg->tccr0b |= (1 << WGM02);
		break;
		default:
		break;
	}
	mega328.tc0.reg->timsk0 &= ~((1 << OCIE0B) | (1 << OCIE0A) | (1 << TOIE0));
     d2a:	d9 96       	adiw	r26, 0x39	; 57
     d2c:	8c 93       	st	X, r24
     d2e:	1b c0       	rjmp	.+54     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
	switch(interrupt){
		case 0: 
		break;
		case 1:
			mega328.tc0.reg->timsk0 |= (1 << TOIE0);
     d30:	81 60       	ori	r24, 0x01	; 1
     d32:	d9 96       	adiw	r26, 0x39	; 57
     d34:	8c 93       	st	X, r24
		break;
     d36:	17 c0       	rjmp	.+46     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 2:
			mega328.tc0.reg->timsk0 |= (1 << OCIE0A);
     d38:	82 60       	ori	r24, 0x02	; 2
     d3a:	d9 96       	adiw	r26, 0x39	; 57
     d3c:	8c 93       	st	X, r24
		break;
     d3e:	13 c0       	rjmp	.+38     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 3:
			mega328.tc0.reg->timsk0 |= (1 << OCIE0B);
     d40:	84 60       	ori	r24, 0x04	; 4
     d42:	d9 96       	adiw	r26, 0x39	; 57
     d44:	8c 93       	st	X, r24
		break;
     d46:	0f c0       	rjmp	.+30     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 4:
			mega328.tc0.reg->timsk0 |= (1 << TOIE0) | (1 << OCIE0A);
     d48:	83 60       	ori	r24, 0x03	; 3
     d4a:	d9 96       	adiw	r26, 0x39	; 57
     d4c:	8c 93       	st	X, r24
		break;
     d4e:	0b c0       	rjmp	.+22     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 5:
			mega328.tc0.reg->timsk0 |= (1 << TOIE0) | (1 << OCIE0B);
     d50:	85 60       	ori	r24, 0x05	; 5
     d52:	d9 96       	adiw	r26, 0x39	; 57
     d54:	8c 93       	st	X, r24
		break;
     d56:	07 c0       	rjmp	.+14     	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 6:
			mega328.tc0.reg->timsk0 |= (1 << TOIE0) | (1 << OCIE0A) | (1 << OCIE0B);
     d58:	87 60       	ori	r24, 0x07	; 7
     d5a:	d9 96       	adiw	r26, 0x39	; 57
     d5c:	8c 93       	st	X, r24
		break;
     d5e:	03 c0       	rjmp	.+6      	; 0xd66 <TIMER_COUNTER0enable+0x15a>
		case 7:
			mega328.tc0.reg->timsk0 |= (1 << OCIE0A) | (1 << OCIE0B);
     d60:	86 60       	ori	r24, 0x06	; 6
     d62:	d9 96       	adiw	r26, 0x39	; 57
     d64:	8c 93       	st	X, r24
	timer0.compoutmodeB = TIMER_COUNTER0_compoutmodeB;
	timer0.compareA = TIMER_COUNTER0_compareA;
	timer0.compareB = TIMER_COUNTER0_compareB;
	timer0.start = TIMER_COUNTER0_start;
	timer0.stop = TIMER_COUNTER0_stop;
	return timer0;
     d66:	8c ec       	ldi	r24, 0xCC	; 204
     d68:	93 e0       	ldi	r25, 0x03	; 3
     d6a:	f8 01       	movw	r30, r16
     d6c:	91 83       	std	Z+1, r25	; 0x01
     d6e:	80 83       	st	Z, r24
     d70:	81 ef       	ldi	r24, 0xF1	; 241
     d72:	93 e0       	ldi	r25, 0x03	; 3
     d74:	93 83       	std	Z+3, r25	; 0x03
     d76:	82 83       	std	Z+2, r24	; 0x02
     d78:	86 e1       	ldi	r24, 0x16	; 22
     d7a:	94 e0       	ldi	r25, 0x04	; 4
     d7c:	95 83       	std	Z+5, r25	; 0x05
     d7e:	84 83       	std	Z+4, r24	; 0x04
     d80:	8c e1       	ldi	r24, 0x1C	; 28
     d82:	94 e0       	ldi	r25, 0x04	; 4
     d84:	97 83       	std	Z+7, r25	; 0x07
     d86:	86 83       	std	Z+6, r24	; 0x06
     d88:	86 e5       	ldi	r24, 0x56	; 86
     d8a:	93 e0       	ldi	r25, 0x03	; 3
     d8c:	91 87       	std	Z+9, r25	; 0x09
     d8e:	80 87       	std	Z+8, r24	; 0x08
     d90:	82 e2       	ldi	r24, 0x22	; 34
     d92:	94 e0       	ldi	r25, 0x04	; 4
     d94:	93 87       	std	Z+11, r25	; 0x0b
     d96:	82 87       	std	Z+10, r24	; 0x0a
}
     d98:	c8 01       	movw	r24, r16
     d9a:	ec 96       	adiw	r28, 0x3c	; 60
     d9c:	0f b6       	in	r0, 0x3f	; 63
     d9e:	f8 94       	cli
     da0:	de bf       	out	0x3e, r29	; 62
     da2:	0f be       	out	0x3f, r0	; 63
     da4:	cd bf       	out	0x3d, r28	; 61
     da6:	df 91       	pop	r29
     da8:	cf 91       	pop	r28
     daa:	1f 91       	pop	r17
     dac:	0f 91       	pop	r16
     dae:	ff 90       	pop	r15
     db0:	ef 90       	pop	r14
     db2:	08 95       	ret

00000db4 <TIMER_COUNTER1enable>:
//	wavegen mode: Normal; PWM, Phase Correct, 8-bit; PWM, Phase Correct, 9-bit; PWM, Phase Correct, 10-bit;
//	CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
//	PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
//	interrupt: off; overflow; output compare; both; default - non.
//	for more information read data sheet.
{
     db4:	ef 92       	push	r14
     db6:	ff 92       	push	r15
     db8:	0f 93       	push	r16
     dba:	1f 93       	push	r17
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	ec 97       	sbiw	r28, 0x3c	; 60
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	f8 94       	cli
     dca:	de bf       	out	0x3e, r29	; 62
     dcc:	0f be       	out	0x3f, r0	; 63
     dce:	cd bf       	out	0x3d, r28	; 61
     dd0:	7c 01       	movw	r14, r24
     dd2:	06 2f       	mov	r16, r22
     dd4:	14 2f       	mov	r17, r20
	TIMER_COUNTER1 timer1;
	mega328 = ATMEGA328enable();
     dd6:	ce 01       	movw	r24, r28
     dd8:	01 96       	adiw	r24, 0x01	; 1
     dda:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
     dde:	8c e3       	ldi	r24, 0x3C	; 60
     de0:	fe 01       	movw	r30, r28
     de2:	31 96       	adiw	r30, 0x01	; 1
     de4:	aa eb       	ldi	r26, 0xBA	; 186
     de6:	b1 e0       	ldi	r27, 0x01	; 1
     de8:	01 90       	ld	r0, Z+
     dea:	0d 92       	st	X+, r0
     dec:	8a 95       	dec	r24
     dee:	e1 f7       	brne	.-8      	; 0xde8 <TIMER_COUNTER1enable+0x34>
	
	timer1_state = 0;
     df0:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <timer1_state>
	mega328.tc1.reg->tccr1a &= ~((1 << WGM11) | (1 << WGM10));
     df4:	20 91 d4 01 	lds	r18, 0x01D4	; 0x8001d4 <mega328+0x1a>
     df8:	30 91 d5 01 	lds	r19, 0x01D5	; 0x8001d5 <mega328+0x1b>
     dfc:	f9 01       	movw	r30, r18
     dfe:	e6 5b       	subi	r30, 0xB6	; 182
     e00:	ff 4f       	sbci	r31, 0xFF	; 255
     e02:	50 81       	ld	r21, Z
     e04:	5c 7f       	andi	r21, 0xFC	; 252
     e06:	50 83       	st	Z, r21
	mega328.tc1.reg->tccr1b &= ~((1 << WGM13) | (1 << WGM12));
     e08:	31 96       	adiw	r30, 0x01	; 1
     e0a:	40 81       	ld	r20, Z
     e0c:	47 7e       	andi	r20, 0xE7	; 231
     e0e:	40 83       	st	Z, r20
	switch(wavegenmode){
     e10:	80 2f       	mov	r24, r16
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	fc 01       	movw	r30, r24
     e16:	31 97       	sbiw	r30, 0x01	; 1
     e18:	ef 30       	cpi	r30, 0x0F	; 15
     e1a:	f1 05       	cpc	r31, r1
     e1c:	08 f0       	brcs	.+2      	; 0xe20 <TIMER_COUNTER1enable+0x6c>
     e1e:	78 c0       	rjmp	.+240    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
     e20:	e5 5c       	subi	r30, 0xC5	; 197
     e22:	ff 4f       	sbci	r31, 0xFF	; 255
     e24:	0c 94 e1 0f 	jmp	0x1fc2	; 0x1fc2 <__tablejump2__>
		case 0: // Normal
		break;
		case 1: // PWM, Phase Correct, 8-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM10);
     e28:	f9 01       	movw	r30, r18
     e2a:	e6 5b       	subi	r30, 0xB6	; 182
     e2c:	ff 4f       	sbci	r31, 0xFF	; 255
     e2e:	51 60       	ori	r21, 0x01	; 1
     e30:	50 83       	st	Z, r21
		break;
     e32:	6e c0       	rjmp	.+220    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 2:	// PWM, Phase Correct, 9-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM11);
     e34:	f9 01       	movw	r30, r18
     e36:	e6 5b       	subi	r30, 0xB6	; 182
     e38:	ff 4f       	sbci	r31, 0xFF	; 255
     e3a:	52 60       	ori	r21, 0x02	; 2
     e3c:	50 83       	st	Z, r21
		break;
     e3e:	68 c0       	rjmp	.+208    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 3:	// PWM, Phase Correct, 10-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
     e40:	f9 01       	movw	r30, r18
     e42:	e6 5b       	subi	r30, 0xB6	; 182
     e44:	ff 4f       	sbci	r31, 0xFF	; 255
     e46:	53 60       	ori	r21, 0x03	; 3
     e48:	50 83       	st	Z, r21
		break;
     e4a:	62 c0       	rjmp	.+196    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 4:	// CTC
			mega328.tc1.reg->tccr1b |= (1 << WGM12);
     e4c:	f9 01       	movw	r30, r18
     e4e:	e5 5b       	subi	r30, 0xB5	; 181
     e50:	ff 4f       	sbci	r31, 0xFF	; 255
     e52:	48 60       	ori	r20, 0x08	; 8
     e54:	40 83       	st	Z, r20
		break;
     e56:	5c c0       	rjmp	.+184    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 5:	// Fast PWM, 8-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM10);
     e58:	f9 01       	movw	r30, r18
     e5a:	e6 5b       	subi	r30, 0xB6	; 182
     e5c:	ff 4f       	sbci	r31, 0xFF	; 255
     e5e:	51 60       	ori	r21, 0x01	; 1
     e60:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM12);
     e62:	31 96       	adiw	r30, 0x01	; 1
     e64:	48 60       	ori	r20, 0x08	; 8
     e66:	40 83       	st	Z, r20
		break;
     e68:	53 c0       	rjmp	.+166    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 6:	// Fast PWM, 9-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM11);
     e6a:	f9 01       	movw	r30, r18
     e6c:	e6 5b       	subi	r30, 0xB6	; 182
     e6e:	ff 4f       	sbci	r31, 0xFF	; 255
     e70:	52 60       	ori	r21, 0x02	; 2
     e72:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM12);
     e74:	31 96       	adiw	r30, 0x01	; 1
     e76:	48 60       	ori	r20, 0x08	; 8
     e78:	40 83       	st	Z, r20
		break;
     e7a:	4a c0       	rjmp	.+148    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 7:	// Fast PWM, 10-bit
			mega328.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
     e7c:	f9 01       	movw	r30, r18
     e7e:	e6 5b       	subi	r30, 0xB6	; 182
     e80:	ff 4f       	sbci	r31, 0xFF	; 255
     e82:	53 60       	ori	r21, 0x03	; 3
     e84:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM12);
     e86:	31 96       	adiw	r30, 0x01	; 1
     e88:	48 60       	ori	r20, 0x08	; 8
     e8a:	40 83       	st	Z, r20
		break;
     e8c:	41 c0       	rjmp	.+130    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 8:	// PWM, Phase and Frequency Correct
			mega328.tc1.reg->tccr1b |= (1 << WGM13);
     e8e:	f9 01       	movw	r30, r18
     e90:	e5 5b       	subi	r30, 0xB5	; 181
     e92:	ff 4f       	sbci	r31, 0xFF	; 255
     e94:	40 61       	ori	r20, 0x10	; 16
     e96:	40 83       	st	Z, r20
		break;
     e98:	3b c0       	rjmp	.+118    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 9:	// PWM, Phase and Frequency Correct
			mega328.tc1.reg->tccr1a |= (1 << WGM10);
     e9a:	f9 01       	movw	r30, r18
     e9c:	e6 5b       	subi	r30, 0xB6	; 182
     e9e:	ff 4f       	sbci	r31, 0xFF	; 255
     ea0:	51 60       	ori	r21, 0x01	; 1
     ea2:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13);
     ea4:	31 96       	adiw	r30, 0x01	; 1
     ea6:	40 61       	ori	r20, 0x10	; 16
     ea8:	40 83       	st	Z, r20
		break;
     eaa:	32 c0       	rjmp	.+100    	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 10: // PWM, Phase Correct
			mega328.tc1.reg->tccr1a |= (1 << WGM11);
     eac:	f9 01       	movw	r30, r18
     eae:	e6 5b       	subi	r30, 0xB6	; 182
     eb0:	ff 4f       	sbci	r31, 0xFF	; 255
     eb2:	52 60       	ori	r21, 0x02	; 2
     eb4:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13);
     eb6:	31 96       	adiw	r30, 0x01	; 1
     eb8:	40 61       	ori	r20, 0x10	; 16
     eba:	40 83       	st	Z, r20
		break;
     ebc:	29 c0       	rjmp	.+82     	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 11: // PWM, Phase Correct
			mega328.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
     ebe:	f9 01       	movw	r30, r18
     ec0:	e6 5b       	subi	r30, 0xB6	; 182
     ec2:	ff 4f       	sbci	r31, 0xFF	; 255
     ec4:	53 60       	ori	r21, 0x03	; 3
     ec6:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13);
     ec8:	31 96       	adiw	r30, 0x01	; 1
     eca:	40 61       	ori	r20, 0x10	; 16
     ecc:	40 83       	st	Z, r20
		break;
     ece:	20 c0       	rjmp	.+64     	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 12: // CTC
			mega328.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
     ed0:	f9 01       	movw	r30, r18
     ed2:	e5 5b       	subi	r30, 0xB5	; 181
     ed4:	ff 4f       	sbci	r31, 0xFF	; 255
     ed6:	48 61       	ori	r20, 0x18	; 24
     ed8:	40 83       	st	Z, r20
		break;
     eda:	1a c0       	rjmp	.+52     	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 13: // (Reserved)
			mega328.tc1.reg->tccr1a |= (1 << WGM10);
     edc:	f9 01       	movw	r30, r18
     ede:	e6 5b       	subi	r30, 0xB6	; 182
     ee0:	ff 4f       	sbci	r31, 0xFF	; 255
     ee2:	51 60       	ori	r21, 0x01	; 1
     ee4:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
     ee6:	31 96       	adiw	r30, 0x01	; 1
     ee8:	48 61       	ori	r20, 0x18	; 24
     eea:	40 83       	st	Z, r20
		break;
     eec:	11 c0       	rjmp	.+34     	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 14: // Fast PWM
			mega328.tc1.reg->tccr1a |= (1 << WGM11);
     eee:	f9 01       	movw	r30, r18
     ef0:	e6 5b       	subi	r30, 0xB6	; 182
     ef2:	ff 4f       	sbci	r31, 0xFF	; 255
     ef4:	52 60       	ori	r21, 0x02	; 2
     ef6:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
     ef8:	31 96       	adiw	r30, 0x01	; 1
     efa:	48 61       	ori	r20, 0x18	; 24
     efc:	40 83       	st	Z, r20
		break;
     efe:	08 c0       	rjmp	.+16     	; 0xf10 <TIMER_COUNTER1enable+0x15c>
		case 15: // Fast PWM
			mega328.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
     f00:	f9 01       	movw	r30, r18
     f02:	e6 5b       	subi	r30, 0xB6	; 182
     f04:	ff 4f       	sbci	r31, 0xFF	; 255
     f06:	53 60       	ori	r21, 0x03	; 3
     f08:	50 83       	st	Z, r21
			mega328.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
     f0a:	31 96       	adiw	r30, 0x01	; 1
     f0c:	48 61       	ori	r20, 0x18	; 24
     f0e:	40 83       	st	Z, r20
		break;
		default:
		break;
	}
	mega328.tc1.reg->tccr1a &= ~((3 << COM1A0) | (3 << COM1B0));
     f10:	f9 01       	movw	r30, r18
     f12:	e6 5b       	subi	r30, 0xB6	; 182
     f14:	ff 4f       	sbci	r31, 0xFF	; 255
     f16:	80 81       	ld	r24, Z
     f18:	8f 70       	andi	r24, 0x0F	; 15
     f1a:	80 83       	st	Z, r24
	mega328.tc1.reg->timsk1 &= ~((1 << ICIE1)  | (1 << OCIE1B) | (1 << OCIE1A) | (1 << TOIE1));
     f1c:	f9 01       	movw	r30, r18
     f1e:	81 ad       	ldd	r24, Z+57	; 0x39
     f20:	88 7d       	andi	r24, 0xD8	; 216
	switch(interrupt){
     f22:	41 2f       	mov	r20, r17
     f24:	50 e0       	ldi	r21, 0x00	; 0
     f26:	fa 01       	movw	r30, r20
     f28:	31 97       	sbiw	r30, 0x01	; 1
     f2a:	eb 30       	cpi	r30, 0x0B	; 11
     f2c:	f1 05       	cpc	r31, r1
     f2e:	20 f4       	brcc	.+8      	; 0xf38 <TIMER_COUNTER1enable+0x184>
     f30:	e6 5b       	subi	r30, 0xB6	; 182
     f32:	ff 4f       	sbci	r31, 0xFF	; 255
     f34:	0c 94 e1 0f 	jmp	0x1fc2	; 0x1fc2 <__tablejump2__>
		break;
		default:
		break;
	}
	mega328.tc1.reg->tccr1a &= ~((3 << COM1A0) | (3 << COM1B0));
	mega328.tc1.reg->timsk1 &= ~((1 << ICIE1)  | (1 << OCIE1B) | (1 << OCIE1A) | (1 << TOIE1));
     f38:	f9 01       	movw	r30, r18
     f3a:	81 af       	std	Z+57, r24	; 0x39
     f3c:	2b c0       	rjmp	.+86     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
	switch(interrupt){
		case 0:
		break;
		case 1:
			mega328.tc1.reg->timsk1 |= (1 << TOIE1);
     f3e:	81 60       	ori	r24, 0x01	; 1
     f40:	f9 01       	movw	r30, r18
     f42:	81 af       	std	Z+57, r24	; 0x39
		break;
     f44:	27 c0       	rjmp	.+78     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 2:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1A);
     f46:	82 60       	ori	r24, 0x02	; 2
     f48:	f9 01       	movw	r30, r18
     f4a:	81 af       	std	Z+57, r24	; 0x39
		break;
     f4c:	23 c0       	rjmp	.+70     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 3:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1B);
     f4e:	84 60       	ori	r24, 0x04	; 4
     f50:	f9 01       	movw	r30, r18
     f52:	81 af       	std	Z+57, r24	; 0x39
		break;
     f54:	1f c0       	rjmp	.+62     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 4:
			mega328.tc1.reg->timsk1 |= (1 << ICIE1);
     f56:	80 62       	ori	r24, 0x20	; 32
     f58:	f9 01       	movw	r30, r18
     f5a:	81 af       	std	Z+57, r24	; 0x39
		break;
     f5c:	1b c0       	rjmp	.+54     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 5:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1A) | (1 << OCIE1B);
     f5e:	86 60       	ori	r24, 0x06	; 6
     f60:	f9 01       	movw	r30, r18
     f62:	81 af       	std	Z+57, r24	; 0x39
		break;
     f64:	17 c0       	rjmp	.+46     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 6:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1A) | (1 << TOIE1);
     f66:	83 60       	ori	r24, 0x03	; 3
     f68:	f9 01       	movw	r30, r18
     f6a:	81 af       	std	Z+57, r24	; 0x39
		break;
     f6c:	13 c0       	rjmp	.+38     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 7:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1B) | (1 << TOIE1);
     f6e:	85 60       	ori	r24, 0x05	; 5
     f70:	f9 01       	movw	r30, r18
     f72:	81 af       	std	Z+57, r24	; 0x39
		break;
     f74:	0f c0       	rjmp	.+30     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 8:
			mega328.tc1.reg->timsk1 |= (1 << ICIE1) | (1 << TOIE1);
     f76:	81 62       	ori	r24, 0x21	; 33
     f78:	f9 01       	movw	r30, r18
     f7a:	81 af       	std	Z+57, r24	; 0x39
		break;
     f7c:	0b c0       	rjmp	.+22     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 9:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
     f7e:	87 60       	ori	r24, 0x07	; 7
     f80:	f9 01       	movw	r30, r18
     f82:	81 af       	std	Z+57, r24	; 0x39
		break;
     f84:	07 c0       	rjmp	.+14     	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 10:
			mega328.tc1.reg->timsk1 |= (1 << ICIE1) | (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
     f86:	87 62       	ori	r24, 0x27	; 39
     f88:	f9 01       	movw	r30, r18
     f8a:	81 af       	std	Z+57, r24	; 0x39
		break;
     f8c:	03 c0       	rjmp	.+6      	; 0xf94 <TIMER_COUNTER1enable+0x1e0>
		case 11:
			mega328.tc1.reg->timsk1 |= (1 << OCIE1A) | (1 << OCIE1B);
     f8e:	86 60       	ori	r24, 0x06	; 6
     f90:	f9 01       	movw	r30, r18
     f92:	81 af       	std	Z+57, r24	; 0x39
	timer1.compoutmodeB = TIMER_COUNTER1_compoutmodeB;
	timer1.compareA = TIMER_COUNTER1_compareA;
	timer1.compareB = TIMER_COUNTER1_compareB;
	timer1.start = TIMER_COUNTER1_start;
	timer1.stop = TIMER_COUNTER1_stop;
	return timer1;
     f94:	87 eb       	ldi	r24, 0xB7	; 183
     f96:	94 e0       	ldi	r25, 0x04	; 4
     f98:	f7 01       	movw	r30, r14
     f9a:	91 83       	std	Z+1, r25	; 0x01
     f9c:	80 83       	st	Z, r24
     f9e:	8a ed       	ldi	r24, 0xDA	; 218
     fa0:	94 e0       	ldi	r25, 0x04	; 4
     fa2:	93 83       	std	Z+3, r25	; 0x03
     fa4:	82 83       	std	Z+2, r24	; 0x02
     fa6:	8d ef       	ldi	r24, 0xFD	; 253
     fa8:	94 e0       	ldi	r25, 0x04	; 4
     faa:	95 83       	std	Z+5, r25	; 0x05
     fac:	84 83       	std	Z+4, r24	; 0x04
     fae:	8e e0       	ldi	r24, 0x0E	; 14
     fb0:	95 e0       	ldi	r25, 0x05	; 5
     fb2:	97 83       	std	Z+7, r25	; 0x07
     fb4:	86 83       	std	Z+6, r24	; 0x06
     fb6:	83 e3       	ldi	r24, 0x33	; 51
     fb8:	94 e0       	ldi	r25, 0x04	; 4
     fba:	91 87       	std	Z+9, r25	; 0x09
     fbc:	80 87       	std	Z+8, r24	; 0x08
     fbe:	8f e1       	ldi	r24, 0x1F	; 31
     fc0:	95 e0       	ldi	r25, 0x05	; 5
     fc2:	93 87       	std	Z+11, r25	; 0x0b
     fc4:	82 87       	std	Z+10, r24	; 0x0a
}
     fc6:	c7 01       	movw	r24, r14
     fc8:	ec 96       	adiw	r28, 0x3c	; 60
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	f8 94       	cli
     fce:	de bf       	out	0x3e, r29	; 62
     fd0:	0f be       	out	0x3f, r0	; 63
     fd2:	cd bf       	out	0x3d, r28	; 61
     fd4:	df 91       	pop	r29
     fd6:	cf 91       	pop	r28
     fd8:	1f 91       	pop	r17
     fda:	0f 91       	pop	r16
     fdc:	ff 90       	pop	r15
     fde:	ef 90       	pop	r14
     fe0:	08 95       	ret

00000fe2 <TIMER_COUNTER2enable>:
/*****************************************************************************************/
TIMER_COUNTER2 TIMER_COUNTER2enable(unsigned char wavegenmode, unsigned char interrupt)
//	PARAMETER SETTING
//	wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
//	interrupt: off; overflow; output compare; both; default - non.
{
     fe2:	ef 92       	push	r14
     fe4:	ff 92       	push	r15
     fe6:	0f 93       	push	r16
     fe8:	1f 93       	push	r17
     fea:	cf 93       	push	r28
     fec:	df 93       	push	r29
     fee:	cd b7       	in	r28, 0x3d	; 61
     ff0:	de b7       	in	r29, 0x3e	; 62
     ff2:	ec 97       	sbiw	r28, 0x3c	; 60
     ff4:	0f b6       	in	r0, 0x3f	; 63
     ff6:	f8 94       	cli
     ff8:	de bf       	out	0x3e, r29	; 62
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	cd bf       	out	0x3d, r28	; 61
     ffe:	8c 01       	movw	r16, r24
    1000:	e6 2e       	mov	r14, r22
    1002:	f4 2e       	mov	r15, r20
	TIMER_COUNTER2 timer2;
	mega328 = ATMEGA328enable();
    1004:	ce 01       	movw	r24, r28
    1006:	01 96       	adiw	r24, 0x01	; 1
    1008:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
    100c:	8c e3       	ldi	r24, 0x3C	; 60
    100e:	fe 01       	movw	r30, r28
    1010:	31 96       	adiw	r30, 0x01	; 1
    1012:	aa eb       	ldi	r26, 0xBA	; 186
    1014:	b1 e0       	ldi	r27, 0x01	; 1
    1016:	01 90       	ld	r0, Z+
    1018:	0d 92       	st	X+, r0
    101a:	8a 95       	dec	r24
    101c:	e1 f7       	brne	.-8      	; 0x1016 <TIMER_COUNTER2enable+0x34>
	
	timer2_state = 0;
    101e:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <timer2_state>
	mega328.tc2.reg->tccr2a &= ~((1 << WGM21) | (1 << WGM20));
    1022:	e0 91 dc 01 	lds	r30, 0x01DC	; 0x8001dc <mega328+0x22>
    1026:	f0 91 dd 01 	lds	r31, 0x01DD	; 0x8001dd <mega328+0x23>
    102a:	df 01       	movw	r26, r30
    102c:	a7 58       	subi	r26, 0x87	; 135
    102e:	bf 4f       	sbci	r27, 0xFF	; 255
    1030:	8c 91       	ld	r24, X
    1032:	8c 7f       	andi	r24, 0xFC	; 252
    1034:	8c 93       	st	X, r24
	mega328.tc2.reg->tccr2b &= ~(1<<WGM22);
    1036:	11 96       	adiw	r26, 0x01	; 1
    1038:	9c 91       	ld	r25, X
    103a:	97 7f       	andi	r25, 0xF7	; 247
    103c:	9c 93       	st	X, r25
	switch(wavegenmode){
    103e:	23 e0       	ldi	r18, 0x03	; 3
    1040:	e2 16       	cp	r14, r18
    1042:	e1 f0       	breq	.+56     	; 0x107c <TIMER_COUNTER2enable+0x9a>
    1044:	2e 15       	cp	r18, r14
    1046:	38 f0       	brcs	.+14     	; 0x1056 <TIMER_COUNTER2enable+0x74>
    1048:	91 e0       	ldi	r25, 0x01	; 1
    104a:	e9 16       	cp	r14, r25
    104c:	59 f0       	breq	.+22     	; 0x1064 <TIMER_COUNTER2enable+0x82>
    104e:	22 e0       	ldi	r18, 0x02	; 2
    1050:	e2 16       	cp	r14, r18
    1052:	71 f0       	breq	.+28     	; 0x1070 <TIMER_COUNTER2enable+0x8e>
    1054:	2a c0       	rjmp	.+84     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
    1056:	25 e0       	ldi	r18, 0x05	; 5
    1058:	e2 16       	cp	r14, r18
    105a:	b1 f0       	breq	.+44     	; 0x1088 <TIMER_COUNTER2enable+0xa6>
    105c:	27 e0       	ldi	r18, 0x07	; 7
    105e:	e2 16       	cp	r14, r18
    1060:	e1 f0       	breq	.+56     	; 0x109a <TIMER_COUNTER2enable+0xb8>
    1062:	23 c0       	rjmp	.+70     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
		case 0: // Normal
		break;
		case 1: // PWM, Phase Correct
			mega328.tc2.reg->tccr2a |=(1 << WGM20);
    1064:	df 01       	movw	r26, r30
    1066:	a7 58       	subi	r26, 0x87	; 135
    1068:	bf 4f       	sbci	r27, 0xFF	; 255
    106a:	81 60       	ori	r24, 0x01	; 1
    106c:	8c 93       	st	X, r24
		break;
    106e:	1d c0       	rjmp	.+58     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
		case 2: // CTC
			mega328.tc2.reg->tccr2a |= (1 << WGM21);
    1070:	df 01       	movw	r26, r30
    1072:	a7 58       	subi	r26, 0x87	; 135
    1074:	bf 4f       	sbci	r27, 0xFF	; 255
    1076:	82 60       	ori	r24, 0x02	; 2
    1078:	8c 93       	st	X, r24
		break;
    107a:	17 c0       	rjmp	.+46     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
		case 3: // Fast PWM
			mega328.tc2.reg->tccr2a |= (1 << WGM20) | (1 << WGM21);
    107c:	df 01       	movw	r26, r30
    107e:	a7 58       	subi	r26, 0x87	; 135
    1080:	bf 4f       	sbci	r27, 0xFF	; 255
    1082:	83 60       	ori	r24, 0x03	; 3
    1084:	8c 93       	st	X, r24
		break;
    1086:	11 c0       	rjmp	.+34     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
		case 5: // PWM, Phase Correct
			mega328.tc2.reg->tccr2a |= (1 << WGM20);
    1088:	df 01       	movw	r26, r30
    108a:	a7 58       	subi	r26, 0x87	; 135
    108c:	bf 4f       	sbci	r27, 0xFF	; 255
    108e:	81 60       	ori	r24, 0x01	; 1
    1090:	8c 93       	st	X, r24
			mega328.tc2.reg->tccr2b |= (1 << WGM22);
    1092:	11 96       	adiw	r26, 0x01	; 1
    1094:	98 60       	ori	r25, 0x08	; 8
    1096:	9c 93       	st	X, r25
		break;
    1098:	08 c0       	rjmp	.+16     	; 0x10aa <TIMER_COUNTER2enable+0xc8>
		case 7: // Fast PWM
			mega328.tc2.reg->tccr2a |= (1 << WGM20) | (1 << WGM21);
    109a:	df 01       	movw	r26, r30
    109c:	a7 58       	subi	r26, 0x87	; 135
    109e:	bf 4f       	sbci	r27, 0xFF	; 255
    10a0:	83 60       	ori	r24, 0x03	; 3
    10a2:	8c 93       	st	X, r24
			mega328.tc2.reg->tccr2b |= (1 << WGM22);
    10a4:	11 96       	adiw	r26, 0x01	; 1
    10a6:	98 60       	ori	r25, 0x08	; 8
    10a8:	9c 93       	st	X, r25
		break;
		default:
		break;
	}
	mega328.tc2.reg->timsk2 &= ~((1 << OCIE2B) | (1 << OCIE2A) | (1 << TOIE2));
    10aa:	81 ad       	ldd	r24, Z+57	; 0x39
    10ac:	88 7f       	andi	r24, 0xF8	; 248
	switch(interrupt){
    10ae:	93 e0       	ldi	r25, 0x03	; 3
    10b0:	f9 16       	cp	r15, r25
    10b2:	c9 f0       	breq	.+50     	; 0x10e6 <TIMER_COUNTER2enable+0x104>
    10b4:	9f 15       	cp	r25, r15
    10b6:	38 f0       	brcs	.+14     	; 0x10c6 <TIMER_COUNTER2enable+0xe4>
    10b8:	21 e0       	ldi	r18, 0x01	; 1
    10ba:	f2 16       	cp	r15, r18
    10bc:	71 f0       	breq	.+28     	; 0x10da <TIMER_COUNTER2enable+0xf8>
    10be:	92 e0       	ldi	r25, 0x02	; 2
    10c0:	f9 16       	cp	r15, r25
    10c2:	71 f0       	breq	.+28     	; 0x10e0 <TIMER_COUNTER2enable+0xfe>
    10c4:	08 c0       	rjmp	.+16     	; 0x10d6 <TIMER_COUNTER2enable+0xf4>
    10c6:	25 e0       	ldi	r18, 0x05	; 5
    10c8:	f2 16       	cp	r15, r18
    10ca:	99 f0       	breq	.+38     	; 0x10f2 <TIMER_COUNTER2enable+0x110>
    10cc:	f2 16       	cp	r15, r18
    10ce:	70 f0       	brcs	.+28     	; 0x10ec <TIMER_COUNTER2enable+0x10a>
    10d0:	96 e0       	ldi	r25, 0x06	; 6
    10d2:	f9 16       	cp	r15, r25
    10d4:	89 f0       	breq	.+34     	; 0x10f8 <TIMER_COUNTER2enable+0x116>
			mega328.tc2.reg->tccr2b |= (1 << WGM22);
		break;
		default:
		break;
	}
	mega328.tc2.reg->timsk2 &= ~((1 << OCIE2B) | (1 << OCIE2A) | (1 << TOIE2));
    10d6:	81 af       	std	Z+57, r24	; 0x39
    10d8:	11 c0       	rjmp	.+34     	; 0x10fc <TIMER_COUNTER2enable+0x11a>
	switch(interrupt){
		case 0: 
		break;
		case 1:
			mega328.tc2.reg->timsk2 |= (1 << TOIE2);
    10da:	81 60       	ori	r24, 0x01	; 1
    10dc:	81 af       	std	Z+57, r24	; 0x39
		break;
    10de:	0e c0       	rjmp	.+28     	; 0x10fc <TIMER_COUNTER2enable+0x11a>
		case 2:
			mega328.tc2.reg->timsk2 |= (1 << OCIE2A);
    10e0:	82 60       	ori	r24, 0x02	; 2
    10e2:	81 af       	std	Z+57, r24	; 0x39
		break;
    10e4:	0b c0       	rjmp	.+22     	; 0x10fc <TIMER_COUNTER2enable+0x11a>
		case 3:
			mega328.tc2.reg->timsk2 |= (1 << TOIE2) | (1 << OCIE2A);
    10e6:	83 60       	ori	r24, 0x03	; 3
    10e8:	81 af       	std	Z+57, r24	; 0x39
		break;
    10ea:	08 c0       	rjmp	.+16     	; 0x10fc <TIMER_COUNTER2enable+0x11a>
		case 4:
			mega328.tc2.reg->timsk2 |= (1 << TOIE2) | (1 << OCIE2B);
    10ec:	85 60       	ori	r24, 0x05	; 5
    10ee:	81 af       	std	Z+57, r24	; 0x39
		break;
    10f0:	05 c0       	rjmp	.+10     	; 0x10fc <TIMER_COUNTER2enable+0x11a>
		case 5:
			mega328.tc2.reg->timsk2 |= (1 << OCIE2B) | (1 << OCIE2A);
    10f2:	86 60       	ori	r24, 0x06	; 6
    10f4:	81 af       	std	Z+57, r24	; 0x39
		break;
    10f6:	02 c0       	rjmp	.+4      	; 0x10fc <TIMER_COUNTER2enable+0x11a>
		case 6:
			mega328.tc2.reg->timsk2 |= (1 << OCIE2B) | (1 << OCIE2A) | (1 << TOIE2);
    10f8:	87 60       	ori	r24, 0x07	; 7
    10fa:	81 af       	std	Z+57, r24	; 0x39
	timer2.compoutmodeB = TIMER_COUNTER2_compoutmodeB;
	timer2.compareA = TIMER_COUNTER2_compareA;
	timer2.compareB = TIMER_COUNTER2_compareB;
	timer2.start = TIMER_COUNTER2_start;
	timer2.stop = TIMER_COUNTER2_stop;
	return timer2;
    10fc:	81 ea       	ldi	r24, 0xA1	; 161
    10fe:	95 e0       	ldi	r25, 0x05	; 5
    1100:	f8 01       	movw	r30, r16
    1102:	91 83       	std	Z+1, r25	; 0x01
    1104:	80 83       	st	Z, r24
    1106:	84 ec       	ldi	r24, 0xC4	; 196
    1108:	95 e0       	ldi	r25, 0x05	; 5
    110a:	93 83       	std	Z+3, r25	; 0x03
    110c:	82 83       	std	Z+2, r24	; 0x02
    110e:	87 ee       	ldi	r24, 0xE7	; 231
    1110:	95 e0       	ldi	r25, 0x05	; 5
    1112:	95 83       	std	Z+5, r25	; 0x05
    1114:	84 83       	std	Z+4, r24	; 0x04
    1116:	8f ee       	ldi	r24, 0xEF	; 239
    1118:	95 e0       	ldi	r25, 0x05	; 5
    111a:	97 83       	std	Z+7, r25	; 0x07
    111c:	86 83       	std	Z+6, r24	; 0x06
    111e:	8b e3       	ldi	r24, 0x3B	; 59
    1120:	95 e0       	ldi	r25, 0x05	; 5
    1122:	91 87       	std	Z+9, r25	; 0x09
    1124:	80 87       	std	Z+8, r24	; 0x08
    1126:	87 ef       	ldi	r24, 0xF7	; 247
    1128:	95 e0       	ldi	r25, 0x05	; 5
    112a:	93 87       	std	Z+11, r25	; 0x0b
    112c:	82 87       	std	Z+10, r24	; 0x0a
}
    112e:	c8 01       	movw	r24, r16
    1130:	ec 96       	adiw	r28, 0x3c	; 60
    1132:	0f b6       	in	r0, 0x3f	; 63
    1134:	f8 94       	cli
    1136:	de bf       	out	0x3e, r29	; 62
    1138:	0f be       	out	0x3f, r0	; 63
    113a:	cd bf       	out	0x3d, r28	; 61
    113c:	df 91       	pop	r29
    113e:	cf 91       	pop	r28
    1140:	1f 91       	pop	r17
    1142:	0f 91       	pop	r16
    1144:	ff 90       	pop	r15
    1146:	ef 90       	pop	r14
    1148:	08 95       	ret

0000114a <TWI_status>:
	_delay_us(100); //wait for a short time
}
// auxiliary
uint8_t TWI_status( void )
{
	uint8_t cmd = m.twi.reg->twsr & TWI_STATUS_MASK;
    114a:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    114e:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
	return cmd;
    1152:	81 81       	ldd	r24, Z+1	; 0x01
}
    1154:	88 7f       	andi	r24, 0xF8	; 248
    1156:	08 95       	ret

00001158 <TWI_stop>:
}
// void TWI_stop(void)
void TWI_stop(void)
{
	uint8_t cmd = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
	m.twi.reg->twcr = cmd;
    1158:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    115c:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    1160:	84 e9       	ldi	r24, 0x94	; 148
    1162:	84 83       	std	Z+4, r24	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1164:	87 ec       	ldi	r24, 0xC7	; 199
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	01 97       	sbiw	r24, 0x01	; 1
    116a:	f1 f7       	brne	.-4      	; 0x1168 <TWI_stop+0x10>
    116c:	00 c0       	rjmp	.+0      	; 0x116e <TWI_stop+0x16>
    116e:	00 00       	nop
    1170:	08 95       	ret

00001172 <TWI_init>:
	
	return ic;
}
// void TWI_Init(uint8_t device_id, uint8_t prescaler)
void TWI_init(uint8_t device_id, uint8_t prescaler)
{
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
	uint8_t cmd = 0x00;
	if(device_id > 0 && device_id < 128)
    1176:	18 16       	cp	r1, r24
    1178:	1c f4       	brge	.+6      	; 0x1180 <TWI_init+0xe>
		cmd = (device_id << 1) | (1 << TWGCE);
    117a:	88 0f       	add	r24, r24
    117c:	81 60       	ori	r24, 0x01	; 1
    117e:	01 c0       	rjmp	.+2      	; 0x1182 <TWI_init+0x10>
	else
		cmd = (1 << TWGCE); // no address, but accept general call
    1180:	81 e0       	ldi	r24, 0x01	; 1
	m.twi.reg->twar = cmd;
    1182:	ee e7       	ldi	r30, 0x7E	; 126
    1184:	f1 e0       	ldi	r31, 0x01	; 1
    1186:	a6 a1       	ldd	r26, Z+38	; 0x26
    1188:	b7 a1       	ldd	r27, Z+39	; 0x27
    118a:	12 96       	adiw	r26, 0x02	; 2
    118c:	8c 93       	st	X, r24
	m.portd.reg->ddr |= TWI_IO_MASK;
    118e:	a6 89       	ldd	r26, Z+22	; 0x16
    1190:	b7 89       	ldd	r27, Z+23	; 0x17
    1192:	11 96       	adiw	r26, 0x01	; 1
    1194:	8c 91       	ld	r24, X
    1196:	11 97       	sbiw	r26, 0x01	; 1
    1198:	80 63       	ori	r24, 0x30	; 48
    119a:	11 96       	adiw	r26, 0x01	; 1
    119c:	8c 93       	st	X, r24
	m.portd.reg->port |= TWI_IO_MASK;
    119e:	06 88       	ldd	r0, Z+22	; 0x16
    11a0:	f7 89       	ldd	r31, Z+23	; 0x17
    11a2:	e0 2d       	mov	r30, r0
    11a4:	82 81       	ldd	r24, Z+2	; 0x02
    11a6:	80 63       	ori	r24, 0x30	; 48
    11a8:	82 83       	std	Z+2, r24	; 0x02
	switch(prescaler){
    11aa:	64 30       	cpi	r22, 0x04	; 4
    11ac:	89 f0       	breq	.+34     	; 0x11d0 <TWI_init+0x5e>
    11ae:	18 f4       	brcc	.+6      	; 0x11b6 <TWI_init+0x44>
    11b0:	61 30       	cpi	r22, 0x01	; 1
    11b2:	31 f0       	breq	.+12     	; 0x11c0 <TWI_init+0x4e>
    11b4:	25 c0       	rjmp	.+74     	; 0x1200 <TWI_init+0x8e>
    11b6:	60 31       	cpi	r22, 0x10	; 16
    11b8:	99 f0       	breq	.+38     	; 0x11e0 <TWI_init+0x6e>
    11ba:	60 34       	cpi	r22, 0x40	; 64
    11bc:	c9 f0       	breq	.+50     	; 0x11f0 <TWI_init+0x7e>
    11be:	20 c0       	rjmp	.+64     	; 0x1200 <TWI_init+0x8e>
		case 1:
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    11c0:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    11c4:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    11c8:	81 81       	ldd	r24, Z+1	; 0x01
    11ca:	8c 7f       	andi	r24, 0xFC	; 252
    11cc:	81 83       	std	Z+1, r24	; 0x01
		break;
    11ce:	20 c0       	rjmp	.+64     	; 0x1210 <TWI_init+0x9e>
		case 4:
			m.twi.reg->twsr |= (1 << TWPS0);
    11d0:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    11d4:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    11d8:	81 81       	ldd	r24, Z+1	; 0x01
    11da:	81 60       	ori	r24, 0x01	; 1
    11dc:	81 83       	std	Z+1, r24	; 0x01
		break;
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <TWI_init+0x9e>
		case 16:
			m.twi.reg->twsr |= (2 << TWPS0);
    11e0:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    11e4:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    11e8:	81 81       	ldd	r24, Z+1	; 0x01
    11ea:	82 60       	ori	r24, 0x02	; 2
    11ec:	81 83       	std	Z+1, r24	; 0x01
		break;
    11ee:	10 c0       	rjmp	.+32     	; 0x1210 <TWI_init+0x9e>
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
    11f0:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    11f4:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    11f8:	81 81       	ldd	r24, Z+1	; 0x01
    11fa:	83 60       	ori	r24, 0x03	; 3
    11fc:	81 83       	std	Z+1, r24	; 0x01
		break;
    11fe:	08 c0       	rjmp	.+16     	; 0x1210 <TWI_init+0x9e>
		default:
			prescaler = 1;
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    1200:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    1204:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    1208:	81 81       	ldd	r24, Z+1	; 0x01
    120a:	8c 7f       	andi	r24, 0xFC	; 252
    120c:	81 83       	std	Z+1, r24	; 0x01
		break;
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
		break;
		default:
			prescaler = 1;
    120e:	61 e0       	ldi	r22, 0x01	; 1
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
		break;
	}
	m.twi.reg->twbr = ((F_CPU / TWI_SCL_CLOCK) - 16) / (2 * prescaler);
    1210:	c0 91 a4 01 	lds	r28, 0x01A4	; 0x8001a4 <m+0x26>
    1214:	d0 91 a5 01 	lds	r29, 0x01A5	; 0x8001a5 <m+0x27>
    1218:	26 2f       	mov	r18, r22
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	22 0f       	add	r18, r18
    121e:	33 1f       	adc	r19, r19
    1220:	03 2e       	mov	r0, r19
    1222:	00 0c       	add	r0, r0
    1224:	44 0b       	sbc	r20, r20
    1226:	55 0b       	sbc	r21, r21
    1228:	60 e4       	ldi	r22, 0x40	; 64
    122a:	70 e0       	ldi	r23, 0x00	; 0
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	0e 94 bf 0f 	call	0x1f7e	; 0x1f7e <__udivmodsi4>
    1234:	28 83       	st	Y, r18
	// Standard Config begin
	//m.twi->twsr = 0x00; //set presca1er bits to zero
	//m.twi->twbr = 0x46; //SCL frequency is 50K for 16Mhz
	//m.twi->twcr = 0x04; //enab1e TWI module
	// Standard Config end
}
    1236:	df 91       	pop	r29
    1238:	cf 91       	pop	r28
    123a:	08 95       	ret

0000123c <TWIenable>:
void TWI_wait_twint( uint16_t nticks );

/*** Procedure and Function ***/
// TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
{
    123c:	bf 92       	push	r11
    123e:	cf 92       	push	r12
    1240:	df 92       	push	r13
    1242:	ef 92       	push	r14
    1244:	ff 92       	push	r15
    1246:	0f 93       	push	r16
    1248:	1f 93       	push	r17
    124a:	cf 93       	push	r28
    124c:	df 93       	push	r29
    124e:	cd b7       	in	r28, 0x3d	; 61
    1250:	de b7       	in	r29, 0x3e	; 62
    1252:	ec 97       	sbiw	r28, 0x3c	; 60
    1254:	0f b6       	in	r0, 0x3f	; 63
    1256:	f8 94       	cli
    1258:	de bf       	out	0x3e, r29	; 62
    125a:	0f be       	out	0x3f, r0	; 63
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	8c 01       	movw	r16, r24
    1260:	e6 2e       	mov	r14, r22
    1262:	b4 2e       	mov	r11, r20
	//local var
	uint8_t tSREG;
	TWI ic;
	//inic file var
	m = ATMEGA328enable();
    1264:	ce 01       	movw	r24, r28
    1266:	01 96       	adiw	r24, 0x01	; 1
    1268:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
    126c:	8c e3       	ldi	r24, 0x3C	; 60
    126e:	fe 01       	movw	r30, r28
    1270:	31 96       	adiw	r30, 0x01	; 1
    1272:	ae e7       	ldi	r26, 0x7E	; 126
    1274:	b1 e0       	ldi	r27, 0x01	; 1
    1276:	01 90       	ld	r0, Z+
    1278:	0d 92       	st	X+, r0
    127a:	8a 95       	dec	r24
    127c:	e1 f7       	brne	.-8      	; 0x1276 <TWIenable+0x3a>
	//inic local var
	tSREG = m.cpu.reg->sreg;
    127e:	0f 2e       	mov	r0, r31
    1280:	fe e7       	ldi	r31, 0x7E	; 126
    1282:	cf 2e       	mov	r12, r31
    1284:	f1 e0       	ldi	r31, 0x01	; 1
    1286:	df 2e       	mov	r13, r31
    1288:	f0 2d       	mov	r31, r0
    128a:	d6 01       	movw	r26, r12
    128c:	18 96       	adiw	r26, 0x08	; 8
    128e:	ed 91       	ld	r30, X+
    1290:	fc 91       	ld	r31, X
    1292:	19 97       	sbiw	r26, 0x09	; 9
    1294:	f1 a0       	ldd	r15, Z+33	; 0x21
	m.cpu.reg->sreg &= ~(1<<GLOBAL_INTERRUPT_ENABLE);
    1296:	8f 2d       	mov	r24, r15
    1298:	8f 77       	andi	r24, 0x7F	; 127
    129a:	81 a3       	std	Z+33, r24	; 0x21
	ic.stop = TWI_stop;
	ic.master_write = TWI_master_write;
	ic.master_read = TWI_master_read;
	ic.status = TWI_status;
	
	TWI_init(atmega_ID, prescaler);
    129c:	6b 2d       	mov	r22, r11
    129e:	8e 2d       	mov	r24, r14
    12a0:	0e 94 b9 08 	call	0x1172	; 0x1172 <TWI_init>
	m.cpu.reg->sreg = tSREG;
    12a4:	d6 01       	movw	r26, r12
    12a6:	18 96       	adiw	r26, 0x08	; 8
    12a8:	ed 91       	ld	r30, X+
    12aa:	fc 91       	ld	r31, X
    12ac:	19 97       	sbiw	r26, 0x09	; 9
    12ae:	f1 a2       	std	Z+33, r15	; 0x21
	
	return ic;
    12b0:	82 e9       	ldi	r24, 0x92	; 146
    12b2:	99 e0       	ldi	r25, 0x09	; 9
    12b4:	f8 01       	movw	r30, r16
    12b6:	91 83       	std	Z+1, r25	; 0x01
    12b8:	80 83       	st	Z, r24
    12ba:	83 ea       	ldi	r24, 0xA3	; 163
    12bc:	99 e0       	ldi	r25, 0x09	; 9
    12be:	93 83       	std	Z+3, r25	; 0x03
    12c0:	82 83       	std	Z+2, r24	; 0x02
    12c2:	81 ec       	ldi	r24, 0xC1	; 193
    12c4:	99 e0       	ldi	r25, 0x09	; 9
    12c6:	95 83       	std	Z+5, r25	; 0x05
    12c8:	84 83       	std	Z+4, r24	; 0x04
    12ca:	87 ed       	ldi	r24, 0xD7	; 215
    12cc:	99 e0       	ldi	r25, 0x09	; 9
    12ce:	97 83       	std	Z+7, r25	; 0x07
    12d0:	86 83       	std	Z+6, r24	; 0x06
    12d2:	8c ea       	ldi	r24, 0xAC	; 172
    12d4:	98 e0       	ldi	r25, 0x08	; 8
    12d6:	91 87       	std	Z+9, r25	; 0x09
    12d8:	80 87       	std	Z+8, r24	; 0x08
    12da:	85 ea       	ldi	r24, 0xA5	; 165
    12dc:	98 e0       	ldi	r25, 0x08	; 8
    12de:	93 87       	std	Z+11, r25	; 0x0b
    12e0:	82 87       	std	Z+10, r24	; 0x0a
}
    12e2:	c8 01       	movw	r24, r16
    12e4:	ec 96       	adiw	r28, 0x3c	; 60
    12e6:	0f b6       	in	r0, 0x3f	; 63
    12e8:	f8 94       	cli
    12ea:	de bf       	out	0x3e, r29	; 62
    12ec:	0f be       	out	0x3f, r0	; 63
    12ee:	cd bf       	out	0x3d, r28	; 61
    12f0:	df 91       	pop	r29
    12f2:	cf 91       	pop	r28
    12f4:	1f 91       	pop	r17
    12f6:	0f 91       	pop	r16
    12f8:	ff 90       	pop	r15
    12fa:	ef 90       	pop	r14
    12fc:	df 90       	pop	r13
    12fe:	cf 90       	pop	r12
    1300:	bf 90       	pop	r11
    1302:	08 95       	ret

00001304 <TWI_wait_twint>:
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    1304:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    1308:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    130c:	24 81       	ldd	r18, Z+4	; 0x04
    130e:	22 23       	and	r18, r18
    1310:	44 f0       	brlt	.+16     	; 0x1322 <TWI_wait_twint+0x1e>
    1312:	21 e0       	ldi	r18, 0x01	; 1
    1314:	30 e0       	ldi	r19, 0x00	; 0
		if( i > nticks ) // timeout
    1316:	82 17       	cp	r24, r18
    1318:	93 07       	cpc	r25, r19
    131a:	18 f0       	brcs	.+6      	; 0x1322 <TWI_wait_twint+0x1e>
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    131c:	2f 5f       	subi	r18, 0xFF	; 255
    131e:	3f 4f       	sbci	r19, 0xFF	; 255
    1320:	fa cf       	rjmp	.-12     	; 0x1316 <TWI_wait_twint+0x12>
    1322:	08 95       	ret

00001324 <TWI_start>:
}
// void TWI_Start(void)
void TWI_start(void) // $08
{
	uint8_t cmd = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    1324:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    1328:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    132c:	84 ea       	ldi	r24, 0xA4	; 164
    132e:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    1330:	8f ef       	ldi	r24, 0xFF	; 255
    1332:	93 e0       	ldi	r25, 0x03	; 3
    1334:	0e 94 82 09 	call	0x1304	; 0x1304 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    1338:	0e 94 a5 08 	call	0x114a	; 0x114a <TWI_status>
    133c:	88 30       	cpi	r24, 0x08	; 8
    133e:	11 f0       	breq	.+4      	; 0x1344 <TWI_start+0x20>
		case TWI_T_START:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    1340:	0e 94 ac 08 	call	0x1158	; 0x1158 <TWI_stop>
    1344:	08 95       	ret

00001346 <TWI_connect>:
}
// void TWI_Connect(uint8_t address, uint8_t rw)
void TWI_connect( uint8_t address, uint8_t rw )
{
	uint8_t cmd = 0;
	if( rw )
    1346:	66 23       	and	r22, r22
    1348:	19 f0       	breq	.+6      	; 0x1350 <TWI_connect+0xa>
		cmd = (address << 1) | (1 << 0);
    134a:	88 0f       	add	r24, r24
    134c:	81 60       	ori	r24, 0x01	; 1
    134e:	01 c0       	rjmp	.+2      	; 0x1352 <TWI_connect+0xc>
	else
		cmd = (address << 1) | (0 << 0);
    1350:	88 0f       	add	r24, r24
	m.twi.reg->twdr = cmd;
    1352:	ee e7       	ldi	r30, 0x7E	; 126
    1354:	f1 e0       	ldi	r31, 0x01	; 1
    1356:	a6 a1       	ldd	r26, Z+38	; 0x26
    1358:	b7 a1       	ldd	r27, Z+39	; 0x27
    135a:	13 96       	adiw	r26, 0x03	; 3
    135c:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    135e:	06 a0       	ldd	r0, Z+38	; 0x26
    1360:	f7 a1       	ldd	r31, Z+39	; 0x27
    1362:	e0 2d       	mov	r30, r0
    1364:	84 e8       	ldi	r24, 0x84	; 132
    1366:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    1368:	8f ef       	ldi	r24, 0xFF	; 255
    136a:	93 e0       	ldi	r25, 0x03	; 3
    136c:	0e 94 82 09 	call	0x1304	; 0x1304 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    1370:	0e 94 a5 08 	call	0x114a	; 0x114a <TWI_status>
    1374:	88 31       	cpi	r24, 0x18	; 24
    1376:	21 f0       	breq	.+8      	; 0x1380 <TWI_connect+0x3a>
    1378:	80 34       	cpi	r24, 0x40	; 64
    137a:	11 f0       	breq	.+4      	; 0x1380 <TWI_connect+0x3a>
		break;
		case TWI_M_SLAR_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    137c:	0e 94 ac 08 	call	0x1158	; 0x1158 <TWI_stop>
    1380:	08 95       	ret

00001382 <TWI_master_write>:
}
// void TWI_Write(uint8_t var_twiData_u8)
void TWI_master_write( uint8_t var_twiData_u8 )
{
	uint8_t cmd = var_twiData_u8;
	m.twi.reg->twdr = cmd;
    1382:	ee e7       	ldi	r30, 0x7E	; 126
    1384:	f1 e0       	ldi	r31, 0x01	; 1
    1386:	a6 a1       	ldd	r26, Z+38	; 0x26
    1388:	b7 a1       	ldd	r27, Z+39	; 0x27
    138a:	13 96       	adiw	r26, 0x03	; 3
    138c:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    138e:	06 a0       	ldd	r0, Z+38	; 0x26
    1390:	f7 a1       	ldd	r31, Z+39	; 0x27
    1392:	e0 2d       	mov	r30, r0
    1394:	84 e8       	ldi	r24, 0x84	; 132
    1396:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    1398:	8f ef       	ldi	r24, 0xFF	; 255
    139a:	93 e0       	ldi	r25, 0x03	; 3
    139c:	0e 94 82 09 	call	0x1304	; 0x1304 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    13a0:	0e 94 a5 08 	call	0x114a	; 0x114a <TWI_status>
    13a4:	88 32       	cpi	r24, 0x28	; 40
    13a6:	11 f0       	breq	.+4      	; 0x13ac <TWI_master_write+0x2a>
		case TWI_M_DATABYTE_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    13a8:	0e 94 ac 08 	call	0x1158	; 0x1158 <TWI_stop>
    13ac:	08 95       	ret

000013ae <TWI_master_read>:
}
// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
	if( ack_nack )
    13ae:	88 23       	and	r24, r24
    13b0:	11 f0       	breq	.+4      	; 0x13b6 <TWI_master_read+0x8>
		cmd |= ( 1 << TWEA );
    13b2:	80 e4       	ldi	r24, 0x40	; 64
    13b4:	01 c0       	rjmp	.+2      	; 0x13b8 <TWI_master_read+0xa>
	}
}
// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
    13b6:	80 e0       	ldi	r24, 0x00	; 0
	if( ack_nack )
		cmd |= ( 1 << TWEA );
	cmd |= ( 1 << TWINT ) | ( 1 << TWEN );
	m.twi.reg->twcr = cmd;
    13b8:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    13bc:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
    13c0:	84 68       	ori	r24, 0x84	; 132
    13c2:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    13c4:	8f ef       	ldi	r24, 0xFF	; 255
    13c6:	93 e0       	ldi	r25, 0x03	; 3
    13c8:	0e 94 82 09 	call	0x1304	; 0x1304 <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    13cc:	0e 94 a5 08 	call	0x114a	; 0x114a <TWI_status>
    13d0:	88 33       	cpi	r24, 0x38	; 56
    13d2:	11 f4       	brne	.+4      	; 0x13d8 <TWI_master_read+0x2a>
		case TWI_ARBLSLARNACK:
			TWI_stop( );
    13d4:	0e 94 ac 08 	call	0x1158	; 0x1158 <TWI_stop>
		break;
		default:
		break;
	}
	
	cmd = m.twi.reg->twdr;
    13d8:	e0 91 a4 01 	lds	r30, 0x01A4	; 0x8001a4 <m+0x26>
    13dc:	f0 91 a5 01 	lds	r31, 0x01A5	; 0x8001a5 <m+0x27>
	return cmd;
}
    13e0:	83 81       	ldd	r24, Z+3	; 0x03
    13e2:	08 95       	ret

000013e4 <uart_gets>:
{
	return uart_read();
}
UARTvar* uart_gets(void)
{
	return rxbuff.raw(&rxbuff);
    13e4:	e0 91 01 02 	lds	r30, 0x0201	; 0x800201 <rxbuff+0xa>
    13e8:	f0 91 02 02 	lds	r31, 0x0202	; 0x800202 <rxbuff+0xb>
    13ec:	87 ef       	ldi	r24, 0xF7	; 247
    13ee:	91 e0       	ldi	r25, 0x01	; 1
    13f0:	09 95       	icall
}
    13f2:	08 95       	ret

000013f4 <uart_rxflush>:
void uart_rxflush(void)
{
	rxbuff.flush(&rxbuff);
    13f4:	e0 91 03 02 	lds	r30, 0x0203	; 0x800203 <rxbuff+0xc>
    13f8:	f0 91 04 02 	lds	r31, 0x0204	; 0x800204 <rxbuff+0xd>
    13fc:	87 ef       	ldi	r24, 0xF7	; 247
    13fe:	91 e0       	ldi	r25, 0x01	; 1
    1400:	09 95       	icall
    1402:	08 95       	ret

00001404 <uart_read>:
}

UARTvar uart_read(void)
{
	UARTvar c;
	c = UART_Rx;
    1404:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <UART_Rx>
	UART_Rx = 0;
    1408:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <UART_Rx>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    140c:	ef ec       	ldi	r30, 0xCF	; 207
    140e:	f7 e0       	ldi	r31, 0x07	; 7
    1410:	31 97       	sbiw	r30, 0x01	; 1
    1412:	f1 f7       	brne	.-4      	; 0x1410 <uart_read+0xc>
    1414:	00 c0       	rjmp	.+0      	; 0x1416 <uart_read+0x12>
    1416:	00 00       	nop
	_delay_ms(1);
	return c;
}
    1418:	08 95       	ret

0000141a <uart_getch>:
UARTvar uart_getch(void)
{
	return uart_read();
    141a:	0e 94 02 0a 	call	0x1404	; 0x1404 <uart_read>
}
    141e:	08 95       	ret

00001420 <uart_write>:
{
	rxbuff.flush(&rxbuff);
}
void uart_write(UARTvar data)
{
	m.usart.reg->udr0 = data;
    1420:	ee e7       	ldi	r30, 0x7E	; 126
    1422:	f1 e0       	ldi	r31, 0x01	; 1
    1424:	a2 a5       	ldd	r26, Z+42	; 0x2a
    1426:	b3 a5       	ldd	r27, Z+43	; 0x2b
    1428:	16 96       	adiw	r26, 0x06	; 6
    142a:	8c 93       	st	X, r24
	m.usart.reg->ucsr0b |= _BV(UDRIE0);
    142c:	02 a4       	ldd	r0, Z+42	; 0x2a
    142e:	f3 a5       	ldd	r31, Z+43	; 0x2b
    1430:	e0 2d       	mov	r30, r0
    1432:	81 81       	ldd	r24, Z+1	; 0x01
    1434:	80 62       	ori	r24, 0x20	; 32
    1436:	81 83       	std	Z+1, r24	; 0x01
    1438:	8f ec       	ldi	r24, 0xCF	; 207
    143a:	97 e0       	ldi	r25, 0x07	; 7
    143c:	01 97       	sbiw	r24, 0x01	; 1
    143e:	f1 f7       	brne	.-4      	; 0x143c <uart_write+0x1c>
    1440:	00 c0       	rjmp	.+0      	; 0x1442 <uart_write+0x22>
    1442:	00 00       	nop
    1444:	08 95       	ret

00001446 <uart_putch>:
	_delay_ms(1);
}
void uart_putch(UARTvar c)
{
	uart_write(c);
    1446:	0e 94 10 0a 	call	0x1420	; 0x1420 <uart_write>
    144a:	08 95       	ret

0000144c <uart_puts>:
}
void uart_puts(UARTvar* s)
{
    144c:	cf 93       	push	r28
    144e:	df 93       	push	r29
    1450:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    1452:	88 81       	ld	r24, Y
    1454:	88 23       	and	r24, r24
    1456:	31 f0       	breq	.+12     	; 0x1464 <uart_puts+0x18>
    1458:	21 96       	adiw	r28, 0x01	; 1
	m.usart.reg->ucsr0b |= _BV(UDRIE0);
	_delay_ms(1);
}
void uart_putch(UARTvar c)
{
	uart_write(c);
    145a:	0e 94 10 0a 	call	0x1420	; 0x1420 <uart_write>
}
void uart_puts(UARTvar* s)
{
	char tmp;
	while(*s){
    145e:	89 91       	ld	r24, Y+
    1460:	81 11       	cpse	r24, r1
    1462:	fb cf       	rjmp	.-10     	; 0x145a <uart_puts+0xe>
		tmp = *(s++);
		uart_putch(tmp);
	}
}
    1464:	df 91       	pop	r29
    1466:	cf 91       	pop	r28
    1468:	08 95       	ret

0000146a <UARTenable>:
void uart_putch(UARTvar c);
void uart_puts(UARTvar* s);

/*** Procedure & Function ***/
UART UARTenable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    146a:	3f 92       	push	r3
    146c:	4f 92       	push	r4
    146e:	5f 92       	push	r5
    1470:	6f 92       	push	r6
    1472:	7f 92       	push	r7
    1474:	8f 92       	push	r8
    1476:	9f 92       	push	r9
    1478:	af 92       	push	r10
    147a:	bf 92       	push	r11
    147c:	cf 92       	push	r12
    147e:	df 92       	push	r13
    1480:	ef 92       	push	r14
    1482:	ff 92       	push	r15
    1484:	0f 93       	push	r16
    1486:	1f 93       	push	r17
    1488:	cf 93       	push	r28
    148a:	df 93       	push	r29
    148c:	cd b7       	in	r28, 0x3d	; 61
    148e:	de b7       	in	r29, 0x3e	; 62
    1490:	ec 97       	sbiw	r28, 0x3c	; 60
    1492:	0f b6       	in	r0, 0x3f	; 63
    1494:	f8 94       	cli
    1496:	de bf       	out	0x3e, r29	; 62
    1498:	0f be       	out	0x3f, r0	; 63
    149a:	cd bf       	out	0x3d, r28	; 61
    149c:	7c 01       	movw	r14, r24
    149e:	5b 01       	movw	r10, r22
    14a0:	6a 01       	movw	r12, r20
    14a2:	29 01       	movw	r4, r18
    14a4:	38 01       	movw	r6, r16
	uint8_t tSREG;
	tSREG = m.cpu.reg->sreg;
    14a6:	e0 91 86 01 	lds	r30, 0x0186	; 0x800186 <m+0x8>
    14aa:	f0 91 87 01 	lds	r31, 0x0187	; 0x800187 <m+0x9>
    14ae:	31 a0       	ldd	r3, Z+33	; 0x21
	m.cpu.reg->sreg &= ~(1 << GLOBAL_INTERRUPT_ENABLE);
    14b0:	83 2d       	mov	r24, r3
    14b2:	8f 77       	andi	r24, 0x7F	; 127
    14b4:	81 a3       	std	Z+33, r24	; 0x21
	UART uart;
	m = ATMEGA328enable();
    14b6:	ce 01       	movw	r24, r28
    14b8:	01 96       	adiw	r24, 0x01	; 1
    14ba:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <ATMEGA328enable>
    14be:	8c e3       	ldi	r24, 0x3C	; 60
    14c0:	fe 01       	movw	r30, r28
    14c2:	31 96       	adiw	r30, 0x01	; 1
    14c4:	ae e7       	ldi	r26, 0x7E	; 126
    14c6:	b1 e0       	ldi	r27, 0x01	; 1
    14c8:	01 90       	ld	r0, Z+
    14ca:	0d 92       	st	X+, r0
    14cc:	8a 95       	dec	r24
    14ce:	e1 f7       	brne	.-8      	; 0x14c8 <UARTenable+0x5e>
	rxbuff = BUFFenable(UART_RX_BUFFER_SIZE, UART_RxBuf);
    14d0:	46 e0       	ldi	r20, 0x06	; 6
    14d2:	52 e0       	ldi	r21, 0x02	; 2
    14d4:	60 e2       	ldi	r22, 0x20	; 32
    14d6:	ce 01       	movw	r24, r28
    14d8:	01 96       	adiw	r24, 0x01	; 1
    14da:	0e 94 4d 0c 	call	0x189a	; 0x189a <BUFFenable>
    14de:	8e e0       	ldi	r24, 0x0E	; 14
    14e0:	fe 01       	movw	r30, r28
    14e2:	31 96       	adiw	r30, 0x01	; 1
    14e4:	a7 ef       	ldi	r26, 0xF7	; 247
    14e6:	b1 e0       	ldi	r27, 0x01	; 1
    14e8:	01 90       	ld	r0, Z+
    14ea:	0d 92       	st	X+, r0
    14ec:	8a 95       	dec	r24
    14ee:	e1 f7       	brne	.-8      	; 0x14e8 <UARTenable+0x7e>
	uart.rxflush = uart_rxflush;
	uart.write = uart_write;
	uart.putch = uart_putch;
	uart.puts = uart_puts;
	// Set baud rate
	if ( baudrate & 0x8000 ) 
    14f0:	bb 20       	and	r11, r11
    14f2:	4c f4       	brge	.+18     	; 0x1506 <UARTenable+0x9c>
	{
   		m.usart.reg->ucsr0a = (1 << U2X0);  //Enable 2x speed 
    14f4:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    14f8:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    14fc:	82 e0       	ldi	r24, 0x02	; 2
    14fe:	80 83       	st	Z, r24
   		baudrate &= ~0x8000;
    1500:	c5 01       	movw	r24, r10
    1502:	9f 77       	andi	r25, 0x7F	; 127
    1504:	01 c0       	rjmp	.+2      	; 0x1508 <UARTenable+0x9e>
    1506:	c5 01       	movw	r24, r10
   	}
	m.usart.reg->ubrr0 =  m.writehlbyte(baudrate);
    1508:	0e e7       	ldi	r16, 0x7E	; 126
    150a:	11 e0       	ldi	r17, 0x01	; 1
    150c:	d8 01       	movw	r26, r16
    150e:	9a 96       	adiw	r26, 0x2a	; 42
    1510:	8d 90       	ld	r8, X+
    1512:	9c 90       	ld	r9, X
    1514:	9b 97       	sbiw	r26, 0x2b	; 43
    1516:	d6 96       	adiw	r26, 0x36	; 54
    1518:	ed 91       	ld	r30, X+
    151a:	fc 91       	ld	r31, X
    151c:	d7 97       	sbiw	r26, 0x37	; 55
    151e:	09 95       	icall
    1520:	f4 01       	movw	r30, r8
    1522:	95 83       	std	Z+5, r25	; 0x05
    1524:	84 83       	std	Z+4, r24	; 0x04
	// Enable USART receiver and transmitter and receive complete interrupt
	m.usart.reg->ucsr0b = _BV(RXCIE0) | (1 << RXEN0) | (1 << TXEN0);
    1526:	d8 01       	movw	r26, r16
    1528:	9a 96       	adiw	r26, 0x2a	; 42
    152a:	ed 91       	ld	r30, X+
    152c:	fc 91       	ld	r31, X
    152e:	9b 97       	sbiw	r26, 0x2b	; 43
    1530:	88 e9       	ldi	r24, 0x98	; 152
    1532:	81 83       	std	Z+1, r24	; 0x01
		m.usart.reg->ucsr0c = (1 << URSEL0) | (3 << UCSZ00);
		uart.FDbits = 8;
		uart.Stopbits = 1;
		uart.Parity = 0;
	#else
		switch(FDbits){
    1534:	b7 e0       	ldi	r27, 0x07	; 7
    1536:	cb 16       	cp	r12, r27
    1538:	d1 04       	cpc	r13, r1
    153a:	d9 f1       	breq	.+118    	; 0x15b2 <UARTenable+0x148>
    153c:	58 f4       	brcc	.+22     	; 0x1554 <UARTenable+0xea>
    153e:	f5 e0       	ldi	r31, 0x05	; 5
    1540:	cf 16       	cp	r12, r31
    1542:	d1 04       	cpc	r13, r1
    1544:	09 f4       	brne	.+2      	; 0x1548 <UARTenable+0xde>
    1546:	6b c0       	rjmp	.+214    	; 0x161e <UARTenable+0x1b4>
    1548:	86 e0       	ldi	r24, 0x06	; 6
    154a:	c8 16       	cp	r12, r24
    154c:	d1 04       	cpc	r13, r1
    154e:	09 f4       	brne	.+2      	; 0x1552 <UARTenable+0xe8>
    1550:	4b c0       	rjmp	.+150    	; 0x15e8 <UARTenable+0x17e>
    1552:	78 c0       	rjmp	.+240    	; 0x1644 <UARTenable+0x1da>
    1554:	a8 e0       	ldi	r26, 0x08	; 8
    1556:	ca 16       	cp	r12, r26
    1558:	d1 04       	cpc	r13, r1
    155a:	c1 f0       	breq	.+48     	; 0x158c <UARTenable+0x122>
    155c:	b9 e0       	ldi	r27, 0x09	; 9
    155e:	cb 16       	cp	r12, r27
    1560:	d1 04       	cpc	r13, r1
    1562:	09 f0       	breq	.+2      	; 0x1566 <UARTenable+0xfc>
    1564:	6f c0       	rjmp	.+222    	; 0x1644 <UARTenable+0x1da>
			case 9:
				m.usart.reg->ucsr0b |= (1 << UCSZ02);
    1566:	ee e7       	ldi	r30, 0x7E	; 126
    1568:	f1 e0       	ldi	r31, 0x01	; 1
    156a:	a2 a5       	ldd	r26, Z+42	; 0x2a
    156c:	b3 a5       	ldd	r27, Z+43	; 0x2b
    156e:	11 96       	adiw	r26, 0x01	; 1
    1570:	8c 91       	ld	r24, X
    1572:	11 97       	sbiw	r26, 0x01	; 1
    1574:	84 60       	ori	r24, 0x04	; 4
    1576:	11 96       	adiw	r26, 0x01	; 1
    1578:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c |= (3 << UCSZ00);
    157a:	02 a4       	ldd	r0, Z+42	; 0x2a
    157c:	f3 a5       	ldd	r31, Z+43	; 0x2b
    157e:	e0 2d       	mov	r30, r0
    1580:	82 81       	ldd	r24, Z+2	; 0x02
    1582:	86 60       	ori	r24, 0x06	; 6
    1584:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits = 9;
    1586:	69 e0       	ldi	r22, 0x09	; 9
    1588:	70 e0       	ldi	r23, 0x00	; 0
			break;
    158a:	6e c0       	rjmp	.+220    	; 0x1668 <UARTenable+0x1fe>
			case 8:
				m.usart.reg->ucsr0b &= ~(1 << UCSZ02);
    158c:	ee e7       	ldi	r30, 0x7E	; 126
    158e:	f1 e0       	ldi	r31, 0x01	; 1
    1590:	a2 a5       	ldd	r26, Z+42	; 0x2a
    1592:	b3 a5       	ldd	r27, Z+43	; 0x2b
    1594:	11 96       	adiw	r26, 0x01	; 1
    1596:	8c 91       	ld	r24, X
    1598:	11 97       	sbiw	r26, 0x01	; 1
    159a:	8b 7f       	andi	r24, 0xFB	; 251
    159c:	11 96       	adiw	r26, 0x01	; 1
    159e:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c |= (3 << UCSZ00);
    15a0:	02 a4       	ldd	r0, Z+42	; 0x2a
    15a2:	f3 a5       	ldd	r31, Z+43	; 0x2b
    15a4:	e0 2d       	mov	r30, r0
    15a6:	82 81       	ldd	r24, Z+2	; 0x02
    15a8:	86 60       	ori	r24, 0x06	; 6
    15aa:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits=8;
    15ac:	68 e0       	ldi	r22, 0x08	; 8
    15ae:	70 e0       	ldi	r23, 0x00	; 0
			break;
    15b0:	5b c0       	rjmp	.+182    	; 0x1668 <UARTenable+0x1fe>
			case 7:
				m.usart.reg->ucsr0b &= ~(1 << UCSZ02);
    15b2:	ee e7       	ldi	r30, 0x7E	; 126
    15b4:	f1 e0       	ldi	r31, 0x01	; 1
    15b6:	a2 a5       	ldd	r26, Z+42	; 0x2a
    15b8:	b3 a5       	ldd	r27, Z+43	; 0x2b
    15ba:	11 96       	adiw	r26, 0x01	; 1
    15bc:	8c 91       	ld	r24, X
    15be:	11 97       	sbiw	r26, 0x01	; 1
    15c0:	8b 7f       	andi	r24, 0xFB	; 251
    15c2:	11 96       	adiw	r26, 0x01	; 1
    15c4:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c |= (1 << UCSZ01);
    15c6:	a2 a5       	ldd	r26, Z+42	; 0x2a
    15c8:	b3 a5       	ldd	r27, Z+43	; 0x2b
    15ca:	12 96       	adiw	r26, 0x02	; 2
    15cc:	8c 91       	ld	r24, X
    15ce:	12 97       	sbiw	r26, 0x02	; 2
    15d0:	84 60       	ori	r24, 0x04	; 4
    15d2:	12 96       	adiw	r26, 0x02	; 2
    15d4:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c &= ~(1 << UCSZ00);
    15d6:	02 a4       	ldd	r0, Z+42	; 0x2a
    15d8:	f3 a5       	ldd	r31, Z+43	; 0x2b
    15da:	e0 2d       	mov	r30, r0
    15dc:	82 81       	ldd	r24, Z+2	; 0x02
    15de:	8d 7f       	andi	r24, 0xFD	; 253
    15e0:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits=7;
    15e2:	67 e0       	ldi	r22, 0x07	; 7
    15e4:	70 e0       	ldi	r23, 0x00	; 0
			break;
    15e6:	40 c0       	rjmp	.+128    	; 0x1668 <UARTenable+0x1fe>
			case 6:	
				m.usart.reg->ucsr0b &= ~(1 << UCSZ02);
    15e8:	ee e7       	ldi	r30, 0x7E	; 126
    15ea:	f1 e0       	ldi	r31, 0x01	; 1
    15ec:	a2 a5       	ldd	r26, Z+42	; 0x2a
    15ee:	b3 a5       	ldd	r27, Z+43	; 0x2b
    15f0:	11 96       	adiw	r26, 0x01	; 1
    15f2:	8c 91       	ld	r24, X
    15f4:	11 97       	sbiw	r26, 0x01	; 1
    15f6:	8b 7f       	andi	r24, 0xFB	; 251
    15f8:	11 96       	adiw	r26, 0x01	; 1
    15fa:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c &= ~(1 << UCSZ01);
    15fc:	a2 a5       	ldd	r26, Z+42	; 0x2a
    15fe:	b3 a5       	ldd	r27, Z+43	; 0x2b
    1600:	12 96       	adiw	r26, 0x02	; 2
    1602:	8c 91       	ld	r24, X
    1604:	12 97       	sbiw	r26, 0x02	; 2
    1606:	8b 7f       	andi	r24, 0xFB	; 251
    1608:	12 96       	adiw	r26, 0x02	; 2
    160a:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c |= (1 << UCSZ00);
    160c:	02 a4       	ldd	r0, Z+42	; 0x2a
    160e:	f3 a5       	ldd	r31, Z+43	; 0x2b
    1610:	e0 2d       	mov	r30, r0
    1612:	82 81       	ldd	r24, Z+2	; 0x02
    1614:	82 60       	ori	r24, 0x02	; 2
    1616:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits = 6;
    1618:	66 e0       	ldi	r22, 0x06	; 6
    161a:	70 e0       	ldi	r23, 0x00	; 0
			break;
    161c:	25 c0       	rjmp	.+74     	; 0x1668 <UARTenable+0x1fe>
			case 5:	
				m.usart.reg->ucsr0b &= ~(1 << UCSZ02);
    161e:	ee e7       	ldi	r30, 0x7E	; 126
    1620:	f1 e0       	ldi	r31, 0x01	; 1
    1622:	a2 a5       	ldd	r26, Z+42	; 0x2a
    1624:	b3 a5       	ldd	r27, Z+43	; 0x2b
    1626:	11 96       	adiw	r26, 0x01	; 1
    1628:	8c 91       	ld	r24, X
    162a:	11 97       	sbiw	r26, 0x01	; 1
    162c:	8b 7f       	andi	r24, 0xFB	; 251
    162e:	11 96       	adiw	r26, 0x01	; 1
    1630:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c &= ~(3 << UCSZ00);
    1632:	02 a4       	ldd	r0, Z+42	; 0x2a
    1634:	f3 a5       	ldd	r31, Z+43	; 0x2b
    1636:	e0 2d       	mov	r30, r0
    1638:	82 81       	ldd	r24, Z+2	; 0x02
    163a:	89 7f       	andi	r24, 0xF9	; 249
    163c:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits=5;
    163e:	65 e0       	ldi	r22, 0x05	; 5
    1640:	70 e0       	ldi	r23, 0x00	; 0
			break;
    1642:	12 c0       	rjmp	.+36     	; 0x1668 <UARTenable+0x1fe>
			default:
				m.usart.reg->ucsr0b &= ~(1 << UCSZ02);
    1644:	ee e7       	ldi	r30, 0x7E	; 126
    1646:	f1 e0       	ldi	r31, 0x01	; 1
    1648:	a2 a5       	ldd	r26, Z+42	; 0x2a
    164a:	b3 a5       	ldd	r27, Z+43	; 0x2b
    164c:	11 96       	adiw	r26, 0x01	; 1
    164e:	8c 91       	ld	r24, X
    1650:	11 97       	sbiw	r26, 0x01	; 1
    1652:	8b 7f       	andi	r24, 0xFB	; 251
    1654:	11 96       	adiw	r26, 0x01	; 1
    1656:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c |= (3 << UCSZ00);
    1658:	02 a4       	ldd	r0, Z+42	; 0x2a
    165a:	f3 a5       	ldd	r31, Z+43	; 0x2b
    165c:	e0 2d       	mov	r30, r0
    165e:	82 81       	ldd	r24, Z+2	; 0x02
    1660:	86 60       	ori	r24, 0x06	; 6
    1662:	82 83       	std	Z+2, r24	; 0x02
				uart.FDbits = 8;
    1664:	68 e0       	ldi	r22, 0x08	; 8
    1666:	70 e0       	ldi	r23, 0x00	; 0
			break;
		}
		switch(Stopbits){
    1668:	e1 e0       	ldi	r30, 0x01	; 1
    166a:	4e 16       	cp	r4, r30
    166c:	51 04       	cpc	r5, r1
    166e:	29 f0       	breq	.+10     	; 0x167a <UARTenable+0x210>
    1670:	f2 e0       	ldi	r31, 0x02	; 2
    1672:	4f 16       	cp	r4, r31
    1674:	51 04       	cpc	r5, r1
    1676:	59 f0       	breq	.+22     	; 0x168e <UARTenable+0x224>
    1678:	14 c0       	rjmp	.+40     	; 0x16a2 <UARTenable+0x238>
			case 1:
				m.usart.reg->ucsr0c &= ~(1 << USBS0);
    167a:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    167e:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    1682:	82 81       	ldd	r24, Z+2	; 0x02
    1684:	87 7f       	andi	r24, 0xF7	; 247
    1686:	82 83       	std	Z+2, r24	; 0x02
				uart.Stopbits = 1;
    1688:	41 e0       	ldi	r20, 0x01	; 1
    168a:	50 e0       	ldi	r21, 0x00	; 0
			break;
    168c:	13 c0       	rjmp	.+38     	; 0x16b4 <UARTenable+0x24a>
			case 2:
				m.usart.reg->ucsr0c |= (1 << USBS0);
    168e:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    1692:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    1696:	82 81       	ldd	r24, Z+2	; 0x02
    1698:	88 60       	ori	r24, 0x08	; 8
    169a:	82 83       	std	Z+2, r24	; 0x02
				uart.Stopbits=2;
    169c:	42 e0       	ldi	r20, 0x02	; 2
    169e:	50 e0       	ldi	r21, 0x00	; 0
			break;	
    16a0:	09 c0       	rjmp	.+18     	; 0x16b4 <UARTenable+0x24a>
			default:
				m.usart.reg->ucsr0c &= ~(1 << USBS0);
    16a2:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    16a6:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    16aa:	82 81       	ldd	r24, Z+2	; 0x02
    16ac:	87 7f       	andi	r24, 0xF7	; 247
    16ae:	82 83       	std	Z+2, r24	; 0x02
				uart.Stopbits=1;
    16b0:	41 e0       	ldi	r20, 0x01	; 1
    16b2:	50 e0       	ldi	r21, 0x00	; 0
			break;
		}
		switch(Parity){
    16b4:	82 e0       	ldi	r24, 0x02	; 2
    16b6:	68 16       	cp	r6, r24
    16b8:	71 04       	cpc	r7, r1
    16ba:	81 f0       	breq	.+32     	; 0x16dc <UARTenable+0x272>
    16bc:	a3 e0       	ldi	r26, 0x03	; 3
    16be:	6a 16       	cp	r6, r26
    16c0:	71 04       	cpc	r7, r1
    16c2:	f9 f0       	breq	.+62     	; 0x1702 <UARTenable+0x298>
    16c4:	67 28       	or	r6, r7
    16c6:	39 f5       	brne	.+78     	; 0x1716 <UARTenable+0x2ac>
			case 0:
				m.usart.reg->ucsr0c &= ~(3 << UPM00);
    16c8:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    16cc:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    16d0:	82 81       	ldd	r24, Z+2	; 0x02
    16d2:	8f 7c       	andi	r24, 0xCF	; 207
    16d4:	82 83       	std	Z+2, r24	; 0x02
				uart.Parity=0;
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	30 e0       	ldi	r19, 0x00	; 0
			break;
    16da:	26 c0       	rjmp	.+76     	; 0x1728 <UARTenable+0x2be>
			case 2:
				m.usart.reg->ucsr0c |= (1 << UPM01);
    16dc:	ee e7       	ldi	r30, 0x7E	; 126
    16de:	f1 e0       	ldi	r31, 0x01	; 1
    16e0:	a2 a5       	ldd	r26, Z+42	; 0x2a
    16e2:	b3 a5       	ldd	r27, Z+43	; 0x2b
    16e4:	12 96       	adiw	r26, 0x02	; 2
    16e6:	8c 91       	ld	r24, X
    16e8:	12 97       	sbiw	r26, 0x02	; 2
    16ea:	80 62       	ori	r24, 0x20	; 32
    16ec:	12 96       	adiw	r26, 0x02	; 2
    16ee:	8c 93       	st	X, r24
				m.usart.reg->ucsr0c &= ~(1 << UPM00);
    16f0:	02 a4       	ldd	r0, Z+42	; 0x2a
    16f2:	f3 a5       	ldd	r31, Z+43	; 0x2b
    16f4:	e0 2d       	mov	r30, r0
    16f6:	82 81       	ldd	r24, Z+2	; 0x02
    16f8:	8f 7e       	andi	r24, 0xEF	; 239
    16fa:	82 83       	std	Z+2, r24	; 0x02
				uart.Parity=2;
    16fc:	22 e0       	ldi	r18, 0x02	; 2
    16fe:	30 e0       	ldi	r19, 0x00	; 0
			break;
    1700:	13 c0       	rjmp	.+38     	; 0x1728 <UARTenable+0x2be>
			case 3:
				m.usart.reg->ucsr0c |= (3 << UPM00);
    1702:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    1706:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    170a:	82 81       	ldd	r24, Z+2	; 0x02
    170c:	80 63       	ori	r24, 0x30	; 48
    170e:	82 83       	std	Z+2, r24	; 0x02
				uart.Parity=3;
    1710:	23 e0       	ldi	r18, 0x03	; 3
    1712:	30 e0       	ldi	r19, 0x00	; 0
			break;	
    1714:	09 c0       	rjmp	.+18     	; 0x1728 <UARTenable+0x2be>
			default:
				m.usart.reg->ucsr0c &= ~(3 << UPM00);
    1716:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    171a:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    171e:	82 81       	ldd	r24, Z+2	; 0x02
    1720:	8f 7c       	andi	r24, 0xCF	; 207
    1722:	82 83       	std	Z+2, r24	; 0x02
				uart.Parity=0;
    1724:	20 e0       	ldi	r18, 0x00	; 0
    1726:	30 e0       	ldi	r19, 0x00	; 0
			break;
		}
	#endif
	m.cpu.reg->sreg = tSREG;
	m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
    1728:	e0 91 86 01 	lds	r30, 0x0186	; 0x800186 <m+0x8>
    172c:	f0 91 87 01 	lds	r31, 0x0187	; 0x800187 <m+0x9>
    1730:	83 2d       	mov	r24, r3
    1732:	80 68       	ori	r24, 0x80	; 128
    1734:	81 a3       	std	Z+33, r24	; 0x21
	return uart;
    1736:	f7 01       	movw	r30, r14
    1738:	b1 82       	std	Z+1, r11	; 0x01
    173a:	a0 82       	st	Z, r10
    173c:	73 83       	std	Z+3, r23	; 0x03
    173e:	62 83       	std	Z+2, r22	; 0x02
    1740:	55 83       	std	Z+5, r21	; 0x05
    1742:	44 83       	std	Z+4, r20	; 0x04
    1744:	37 83       	std	Z+7, r19	; 0x07
    1746:	26 83       	std	Z+6, r18	; 0x06
    1748:	82 e0       	ldi	r24, 0x02	; 2
    174a:	9a e0       	ldi	r25, 0x0A	; 10
    174c:	91 87       	std	Z+9, r25	; 0x09
    174e:	80 87       	std	Z+8, r24	; 0x08
    1750:	8d e0       	ldi	r24, 0x0D	; 13
    1752:	9a e0       	ldi	r25, 0x0A	; 10
    1754:	93 87       	std	Z+11, r25	; 0x0b
    1756:	82 87       	std	Z+10, r24	; 0x0a
    1758:	82 ef       	ldi	r24, 0xF2	; 242
    175a:	99 e0       	ldi	r25, 0x09	; 9
    175c:	95 87       	std	Z+13, r25	; 0x0d
    175e:	84 87       	std	Z+12, r24	; 0x0c
    1760:	8a ef       	ldi	r24, 0xFA	; 250
    1762:	99 e0       	ldi	r25, 0x09	; 9
    1764:	97 87       	std	Z+15, r25	; 0x0f
    1766:	86 87       	std	Z+14, r24	; 0x0e
    1768:	80 e1       	ldi	r24, 0x10	; 16
    176a:	9a e0       	ldi	r25, 0x0A	; 10
    176c:	91 8b       	std	Z+17, r25	; 0x11
    176e:	80 8b       	std	Z+16, r24	; 0x10
    1770:	83 e2       	ldi	r24, 0x23	; 35
    1772:	9a e0       	ldi	r25, 0x0A	; 10
    1774:	93 8b       	std	Z+19, r25	; 0x13
    1776:	82 8b       	std	Z+18, r24	; 0x12
    1778:	86 e2       	ldi	r24, 0x26	; 38
    177a:	9a e0       	ldi	r25, 0x0A	; 10
    177c:	95 8b       	std	Z+21, r25	; 0x15
    177e:	84 8b       	std	Z+20, r24	; 0x14
}
    1780:	c7 01       	movw	r24, r14
    1782:	ec 96       	adiw	r28, 0x3c	; 60
    1784:	0f b6       	in	r0, 0x3f	; 63
    1786:	f8 94       	cli
    1788:	de bf       	out	0x3e, r29	; 62
    178a:	0f be       	out	0x3f, r0	; 63
    178c:	cd bf       	out	0x3d, r28	; 61
    178e:	df 91       	pop	r29
    1790:	cf 91       	pop	r28
    1792:	1f 91       	pop	r17
    1794:	0f 91       	pop	r16
    1796:	ff 90       	pop	r15
    1798:	ef 90       	pop	r14
    179a:	df 90       	pop	r13
    179c:	cf 90       	pop	r12
    179e:	bf 90       	pop	r11
    17a0:	af 90       	pop	r10
    17a2:	9f 90       	pop	r9
    17a4:	8f 90       	pop	r8
    17a6:	7f 90       	pop	r7
    17a8:	6f 90       	pop	r6
    17aa:	5f 90       	pop	r5
    17ac:	4f 90       	pop	r4
    17ae:	3f 90       	pop	r3
    17b0:	08 95       	ret

000017b2 <__vector_18>:
	}
}

/*** File Interrupt ***/
ISR(UART_RX_COMPLETE)
{ // USART, RX Complete Handler
    17b2:	1f 92       	push	r1
    17b4:	0f 92       	push	r0
    17b6:	0f b6       	in	r0, 0x3f	; 63
    17b8:	0f 92       	push	r0
    17ba:	11 24       	eor	r1, r1
    17bc:	2f 93       	push	r18
    17be:	3f 93       	push	r19
    17c0:	4f 93       	push	r20
    17c2:	5f 93       	push	r21
    17c4:	6f 93       	push	r22
    17c6:	7f 93       	push	r23
    17c8:	8f 93       	push	r24
    17ca:	9f 93       	push	r25
    17cc:	af 93       	push	r26
    17ce:	bf 93       	push	r27
    17d0:	ef 93       	push	r30
    17d2:	ff 93       	push	r31
	unsigned char bit9;
    unsigned char usr;
	
	usr  = m.usart.reg->ucsr0a;
    17d4:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    17d8:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    bit9 = m.usart.reg->ucsr0b;
    bit9 = 0x01 & (bit9 >> 1);
	
    UART_LastRxError = (usr & (_BV(FE0) | _BV(DOR0)));
    17dc:	80 81       	ld	r24, Z
    17de:	88 71       	andi	r24, 0x18	; 24
    17e0:	80 93 f6 01 	sts	0x01F6, r24	; 0x8001f6 <UART_LastRxError>
	
	UART_Rx = m.usart.reg->udr0;
    17e4:	66 81       	ldd	r22, Z+6	; 0x06
    17e6:	60 93 05 02 	sts	0x0205, r22	; 0x800205 <UART_Rx>
	rxbuff.push(&rxbuff, UART_Rx);
    17ea:	e0 91 ff 01 	lds	r30, 0x01FF	; 0x8001ff <rxbuff+0x8>
    17ee:	f0 91 00 02 	lds	r31, 0x0200	; 0x800200 <rxbuff+0x9>
    17f2:	87 ef       	ldi	r24, 0xF7	; 247
    17f4:	91 e0       	ldi	r25, 0x01	; 1
    17f6:	09 95       	icall
}
    17f8:	ff 91       	pop	r31
    17fa:	ef 91       	pop	r30
    17fc:	bf 91       	pop	r27
    17fe:	af 91       	pop	r26
    1800:	9f 91       	pop	r25
    1802:	8f 91       	pop	r24
    1804:	7f 91       	pop	r23
    1806:	6f 91       	pop	r22
    1808:	5f 91       	pop	r21
    180a:	4f 91       	pop	r20
    180c:	3f 91       	pop	r19
    180e:	2f 91       	pop	r18
    1810:	0f 90       	pop	r0
    1812:	0f be       	out	0x3f, r0	; 63
    1814:	0f 90       	pop	r0
    1816:	1f 90       	pop	r1
    1818:	18 95       	reti

0000181a <__vector_19>:

ISR(UART_UDR_EMPTY)
{ // USART, UDR Empty Handler
    181a:	1f 92       	push	r1
    181c:	0f 92       	push	r0
    181e:	0f b6       	in	r0, 0x3f	; 63
    1820:	0f 92       	push	r0
    1822:	11 24       	eor	r1, r1
    1824:	8f 93       	push	r24
    1826:	ef 93       	push	r30
    1828:	ff 93       	push	r31
	m.usart.reg->ucsr0b &= ~_BV( UDRIE0 );
    182a:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <m+0x2a>
    182e:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <m+0x2b>
    1832:	81 81       	ldd	r24, Z+1	; 0x01
    1834:	8f 7d       	andi	r24, 0xDF	; 223
    1836:	81 83       	std	Z+1, r24	; 0x01
}
    1838:	ff 91       	pop	r31
    183a:	ef 91       	pop	r30
    183c:	8f 91       	pop	r24
    183e:	0f 90       	pop	r0
    1840:	0f be       	out	0x3f, r0	; 63
    1842:	0f 90       	pop	r0
    1844:	1f 90       	pop	r1
    1846:	18 95       	reti

00001848 <BUFF_push>:
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
	if(data){
    1848:	66 23       	and	r22, r22
    184a:	c1 f0       	breq	.+48     	; 0x187c <BUFF_push+0x34>
	return ret; // return copy
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
    184c:	dc 01       	movw	r26, r24
    184e:	12 96       	adiw	r26, 0x02	; 2
    1850:	ed 91       	ld	r30, X+
    1852:	fc 91       	ld	r31, X
    1854:	13 97       	sbiw	r26, 0x03	; 3
	if(data){
		if( head == self->end ){
    1856:	14 96       	adiw	r26, 0x04	; 4
    1858:	2d 91       	ld	r18, X+
    185a:	3c 91       	ld	r19, X
    185c:	15 97       	sbiw	r26, 0x05	; 5
    185e:	e2 17       	cp	r30, r18
    1860:	f3 07       	cpc	r31, r19
    1862:	29 f4       	brne	.+10     	; 0x186e <BUFF_push+0x26>
			head = self->orig;
    1864:	ed 91       	ld	r30, X+
    1866:	fc 91       	ld	r31, X
			next = head + 1;
    1868:	df 01       	movw	r26, r30
    186a:	11 96       	adiw	r26, 0x01	; 1
    186c:	02 c0       	rjmp	.+4      	; 0x1872 <BUFF_push+0x2a>
		}else{
			next = head + 1;
    186e:	df 01       	movw	r26, r30
    1870:	11 96       	adiw	r26, 0x01	; 1
		}
			*head = data;
    1872:	60 83       	st	Z, r22
			*next = 0;
    1874:	1c 92       	st	X, r1
			self->head = next;
    1876:	fc 01       	movw	r30, r24
    1878:	b3 83       	std	Z+3, r27	; 0x03
    187a:	a2 83       	std	Z+2, r26	; 0x02
    187c:	08 95       	ret

0000187e <BUFF_raw>:
	}
}

BUFFvar* BUFF_raw( BUFF* self){
		return self->orig;
}
    187e:	fc 01       	movw	r30, r24
    1880:	80 81       	ld	r24, Z
    1882:	91 81       	ldd	r25, Z+1	; 0x01
    1884:	08 95       	ret

00001886 <BUFF_flush>:

void BUFF_flush( BUFF* self ){
	BUFFvar* head;
	head = self->orig;
    1886:	dc 01       	movw	r26, r24
    1888:	ed 91       	ld	r30, X+
    188a:	fc 91       	ld	r31, X
    188c:	11 97       	sbiw	r26, 0x01	; 1
	self->head = head;
    188e:	13 96       	adiw	r26, 0x03	; 3
    1890:	fc 93       	st	X, r31
    1892:	ee 93       	st	-X, r30
    1894:	12 97       	sbiw	r26, 0x02	; 2
	*head = 0;
    1896:	10 82       	st	Z, r1
    1898:	08 95       	ret

0000189a <BUFFenable>:
BUFFvar* BUFF_raw(BUFF* self);
void BUFF_flush(BUFF* self);

/*** Procedure & Function ***/
BUFF BUFFenable( uint8_t size_buff, BUFFvar* buff )
{
    189a:	fc 01       	movw	r30, r24
	ret.end = buff + ( size_buff - 1 ); // generic
	// function pointers
	ret.push = BUFF_push;
	ret.raw = BUFF_raw;
	ret.flush = BUFF_flush;
	return ret; // return copy
    189c:	51 83       	std	Z+1, r21	; 0x01
    189e:	40 83       	st	Z, r20
    18a0:	53 83       	std	Z+3, r21	; 0x03
    18a2:	42 83       	std	Z+2, r20	; 0x02
    18a4:	70 e0       	ldi	r23, 0x00	; 0
    18a6:	61 50       	subi	r22, 0x01	; 1
    18a8:	71 09       	sbc	r23, r1
    18aa:	46 0f       	add	r20, r22
    18ac:	57 1f       	adc	r21, r23
    18ae:	55 83       	std	Z+5, r21	; 0x05
    18b0:	44 83       	std	Z+4, r20	; 0x04
    18b2:	84 e2       	ldi	r24, 0x24	; 36
    18b4:	9c e0       	ldi	r25, 0x0C	; 12
    18b6:	91 87       	std	Z+9, r25	; 0x09
    18b8:	80 87       	std	Z+8, r24	; 0x08
    18ba:	8f e3       	ldi	r24, 0x3F	; 63
    18bc:	9c e0       	ldi	r25, 0x0C	; 12
    18be:	93 87       	std	Z+11, r25	; 0x0b
    18c0:	82 87       	std	Z+10, r24	; 0x0a
    18c2:	83 e4       	ldi	r24, 0x43	; 67
    18c4:	9c e0       	ldi	r25, 0x0C	; 12
    18c6:	95 87       	std	Z+13, r25	; 0x0d
    18c8:	84 87       	std	Z+12, r24	; 0x0c
}
    18ca:	cf 01       	movw	r24, r30
    18cc:	08 95       	ret

000018ce <LCD0_strobe>:
			break;
	}
}
void LCD0_strobe(uint16_t num)
{
	*lcd0cmd_PORT &= ~(1 << EN);
    18ce:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    18d2:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    18d6:	80 81       	ld	r24, Z
    18d8:	8b 7f       	andi	r24, 0xFB	; 251
    18da:	80 83       	st	Z, r24
	LCD_ticks(num);
	*lcd0cmd_PORT |= (1 << EN);
    18dc:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    18e0:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    18e4:	80 81       	ld	r24, Z
    18e6:	84 60       	ori	r24, 0x04	; 4
    18e8:	80 83       	st	Z, r24
    18ea:	08 95       	ret

000018ec <LCD0_write>:
	// LCD0_write(0x03, INST); // return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
}
void LCD0_write(char c, unsigned short D_I)
{
    18ec:	0f 93       	push	r16
    18ee:	1f 93       	push	r17
    18f0:	cf 93       	push	r28
    18f2:	c8 2f       	mov	r28, r24
    18f4:	8b 01       	movw	r16, r22
	*lcd0cmd_PORT &= ~(1 << RW); // lcd as input
    18f6:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    18fa:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    18fe:	80 81       	ld	r24, Z
    1900:	8d 7f       	andi	r24, 0xFD	; 253
    1902:	80 83       	st	Z, r24
	*lcd0data_DDR |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // mcu as output
    1904:	e0 91 30 02 	lds	r30, 0x0230	; 0x800230 <lcd0data_DDR>
    1908:	f0 91 31 02 	lds	r31, 0x0231	; 0x800231 <lcd0data_DDR+0x1>
    190c:	80 81       	ld	r24, Z
    190e:	8f 60       	ori	r24, 0x0F	; 15
    1910:	80 83       	st	Z, r24
	
	if(D_I) *lcd0cmd_PORT |= (1 << RS); else *lcd0cmd_PORT &= ~(1 << RS);
    1912:	67 2b       	or	r22, r23
    1914:	41 f0       	breq	.+16     	; 0x1926 <LCD0_write+0x3a>
    1916:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    191a:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    191e:	80 81       	ld	r24, Z
    1920:	81 60       	ori	r24, 0x01	; 1
    1922:	80 83       	st	Z, r24
    1924:	07 c0       	rjmp	.+14     	; 0x1934 <LCD0_write+0x48>
    1926:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    192a:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    192e:	80 81       	ld	r24, Z
    1930:	8e 7f       	andi	r24, 0xFE	; 254
    1932:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    1934:	80 e0       	ldi	r24, 0x00	; 0
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	0e 94 67 0c 	call	0x18ce	; 0x18ce <LCD0_strobe>
	
	if(c & 0x80) *lcd0data_PORT |= 1 << DB7; else *lcd0data_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    193c:	cc 23       	and	r28, r28
    193e:	44 f4       	brge	.+16     	; 0x1950 <LCD0_write+0x64>
    1940:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1944:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1948:	80 81       	ld	r24, Z
    194a:	88 60       	ori	r24, 0x08	; 8
    194c:	80 83       	st	Z, r24
    194e:	07 c0       	rjmp	.+14     	; 0x195e <LCD0_write+0x72>
    1950:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1954:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1958:	80 81       	ld	r24, Z
    195a:	87 7f       	andi	r24, 0xF7	; 247
    195c:	80 83       	st	Z, r24
	if(c & 0x40) *lcd0data_PORT |= 1 << DB6; else *lcd0data_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    195e:	c6 ff       	sbrs	r28, 6
    1960:	08 c0       	rjmp	.+16     	; 0x1972 <LCD0_write+0x86>
    1962:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1966:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    196a:	80 81       	ld	r24, Z
    196c:	84 60       	ori	r24, 0x04	; 4
    196e:	80 83       	st	Z, r24
    1970:	07 c0       	rjmp	.+14     	; 0x1980 <LCD0_write+0x94>
    1972:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1976:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    197a:	80 81       	ld	r24, Z
    197c:	8b 7f       	andi	r24, 0xFB	; 251
    197e:	80 83       	st	Z, r24
	if(c & 0x20) *lcd0data_PORT |= 1 << DB5; else *lcd0data_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    1980:	c5 ff       	sbrs	r28, 5
    1982:	08 c0       	rjmp	.+16     	; 0x1994 <LCD0_write+0xa8>
    1984:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1988:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    198c:	80 81       	ld	r24, Z
    198e:	82 60       	ori	r24, 0x02	; 2
    1990:	80 83       	st	Z, r24
    1992:	07 c0       	rjmp	.+14     	; 0x19a2 <LCD0_write+0xb6>
    1994:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1998:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    199c:	80 81       	ld	r24, Z
    199e:	8d 7f       	andi	r24, 0xFD	; 253
    19a0:	80 83       	st	Z, r24
	if(c & 0x10) *lcd0data_PORT |= 1 << DB4; else *lcd0data_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    19a2:	c4 ff       	sbrs	r28, 4
    19a4:	08 c0       	rjmp	.+16     	; 0x19b6 <LCD0_write+0xca>
    19a6:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    19aa:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    19ae:	80 81       	ld	r24, Z
    19b0:	81 60       	ori	r24, 0x01	; 1
    19b2:	80 83       	st	Z, r24
    19b4:	07 c0       	rjmp	.+14     	; 0x19c4 <LCD0_write+0xd8>
    19b6:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    19ba:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    19be:	80 81       	ld	r24, Z
    19c0:	8e 7f       	andi	r24, 0xFE	; 254
    19c2:	80 83       	st	Z, r24
	
	if(D_I) *lcd0cmd_PORT |= (1 << RS); else *lcd0cmd_PORT &= ~(1 << RS);
    19c4:	01 2b       	or	r16, r17
    19c6:	41 f0       	breq	.+16     	; 0x19d8 <LCD0_write+0xec>
    19c8:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    19cc:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    19d0:	80 81       	ld	r24, Z
    19d2:	81 60       	ori	r24, 0x01	; 1
    19d4:	80 83       	st	Z, r24
    19d6:	07 c0       	rjmp	.+14     	; 0x19e6 <LCD0_write+0xfa>
    19d8:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    19dc:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    19e0:	80 81       	ld	r24, Z
    19e2:	8e 7f       	andi	r24, 0xFE	; 254
    19e4:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    19e6:	80 e0       	ldi	r24, 0x00	; 0
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	0e 94 67 0c 	call	0x18ce	; 0x18ce <LCD0_strobe>
	
	if(c & 0x08) *lcd0data_PORT |= 1 << DB7; else *lcd0data_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    19ee:	c3 ff       	sbrs	r28, 3
    19f0:	08 c0       	rjmp	.+16     	; 0x1a02 <LCD0_write+0x116>
    19f2:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    19f6:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    19fa:	80 81       	ld	r24, Z
    19fc:	88 60       	ori	r24, 0x08	; 8
    19fe:	80 83       	st	Z, r24
    1a00:	07 c0       	rjmp	.+14     	; 0x1a10 <LCD0_write+0x124>
    1a02:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a06:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a0a:	80 81       	ld	r24, Z
    1a0c:	87 7f       	andi	r24, 0xF7	; 247
    1a0e:	80 83       	st	Z, r24
	if(c & 0x04) *lcd0data_PORT |= 1 << DB6; else *lcd0data_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    1a10:	c2 ff       	sbrs	r28, 2
    1a12:	08 c0       	rjmp	.+16     	; 0x1a24 <LCD0_write+0x138>
    1a14:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a18:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a1c:	80 81       	ld	r24, Z
    1a1e:	84 60       	ori	r24, 0x04	; 4
    1a20:	80 83       	st	Z, r24
    1a22:	07 c0       	rjmp	.+14     	; 0x1a32 <LCD0_write+0x146>
    1a24:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a28:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a2c:	80 81       	ld	r24, Z
    1a2e:	8b 7f       	andi	r24, 0xFB	; 251
    1a30:	80 83       	st	Z, r24
	if(c & 0x02) *lcd0data_PORT |= 1 << DB5; else *lcd0data_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    1a32:	c1 ff       	sbrs	r28, 1
    1a34:	08 c0       	rjmp	.+16     	; 0x1a46 <LCD0_write+0x15a>
    1a36:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a3a:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a3e:	80 81       	ld	r24, Z
    1a40:	82 60       	ori	r24, 0x02	; 2
    1a42:	80 83       	st	Z, r24
    1a44:	07 c0       	rjmp	.+14     	; 0x1a54 <LCD0_write+0x168>
    1a46:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a4a:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a4e:	80 81       	ld	r24, Z
    1a50:	8d 7f       	andi	r24, 0xFD	; 253
    1a52:	80 83       	st	Z, r24
	if(c & 0x01) *lcd0data_PORT |= 1 << DB4; else *lcd0data_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    1a54:	c0 ff       	sbrs	r28, 0
    1a56:	08 c0       	rjmp	.+16     	; 0x1a68 <LCD0_write+0x17c>
    1a58:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a5c:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a60:	80 81       	ld	r24, Z
    1a62:	81 60       	ori	r24, 0x01	; 1
    1a64:	80 83       	st	Z, r24
    1a66:	07 c0       	rjmp	.+14     	; 0x1a76 <LCD0_write+0x18a>
    1a68:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1a6c:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1a70:	80 81       	ld	r24, Z
    1a72:	8e 7f       	andi	r24, 0xFE	; 254
    1a74:	80 83       	st	Z, r24
	
	*lcd0cmd_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    1a76:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1a7a:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1a7e:	80 81       	ld	r24, Z
    1a80:	8b 7f       	andi	r24, 0xFB	; 251
    1a82:	80 83       	st	Z, r24
}
    1a84:	cf 91       	pop	r28
    1a86:	1f 91       	pop	r17
    1a88:	0f 91       	pop	r16
    1a8a:	08 95       	ret

00001a8c <LCD0_clear>:
		LCD0_putch(' ');
	}
}
void LCD0_clear(void)
{
	LCD0_write(0x01, INST);
    1a8c:	60 e0       	ldi	r22, 0x00	; 0
    1a8e:	70 e0       	ldi	r23, 0x00	; 0
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
    1a96:	87 ee       	ldi	r24, 0xE7	; 231
    1a98:	97 e1       	ldi	r25, 0x17	; 23
    1a9a:	01 97       	sbiw	r24, 0x01	; 1
    1a9c:	f1 f7       	brne	.-4      	; 0x1a9a <LCD0_clear+0xe>
    1a9e:	00 c0       	rjmp	.+0      	; 0x1aa0 <LCD0_clear+0x14>
    1aa0:	00 00       	nop
    1aa2:	08 95       	ret

00001aa4 <LCD0_read>:
	if(c & 0x01) *lcd0data_PORT |= 1 << DB4; else *lcd0data_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
	
	*lcd0cmd_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
}
char LCD0_read(unsigned short D_I)
{
    1aa4:	0f 93       	push	r16
    1aa6:	1f 93       	push	r17
    1aa8:	cf 93       	push	r28
    1aaa:	8c 01       	movw	r16, r24
	char c = 0x00;
	*lcd0data_DDR &= ~((1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7)); // mcu as input
    1aac:	e0 91 30 02 	lds	r30, 0x0230	; 0x800230 <lcd0data_DDR>
    1ab0:	f0 91 31 02 	lds	r31, 0x0231	; 0x800231 <lcd0data_DDR+0x1>
    1ab4:	80 81       	ld	r24, Z
    1ab6:	80 7f       	andi	r24, 0xF0	; 240
    1ab8:	80 83       	st	Z, r24
	*lcd0data_PORT |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // pull up resistors
    1aba:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1abe:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1ac2:	80 81       	ld	r24, Z
    1ac4:	8f 60       	ori	r24, 0x0F	; 15
    1ac6:	80 83       	st	Z, r24
	*lcd0cmd_PORT |= (1 << RW); // lcd as output
    1ac8:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1acc:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1ad0:	80 81       	ld	r24, Z
    1ad2:	82 60       	ori	r24, 0x02	; 2
    1ad4:	80 83       	st	Z, r24
	
	if(D_I) *lcd0cmd_PORT |= (1 << RS); else *lcd0cmd_PORT &= ~(1 << RS);
    1ad6:	01 15       	cp	r16, r1
    1ad8:	11 05       	cpc	r17, r1
    1ada:	41 f0       	breq	.+16     	; 0x1aec <LCD0_read+0x48>
    1adc:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1ae0:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1ae4:	80 81       	ld	r24, Z
    1ae6:	81 60       	ori	r24, 0x01	; 1
    1ae8:	80 83       	st	Z, r24
    1aea:	07 c0       	rjmp	.+14     	; 0x1afa <LCD0_read+0x56>
    1aec:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1af0:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1af4:	80 81       	ld	r24, Z
    1af6:	8e 7f       	andi	r24, 0xFE	; 254
    1af8:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    1afa:	80 e0       	ldi	r24, 0x00	; 0
    1afc:	90 e0       	ldi	r25, 0x00	; 0
    1afe:	0e 94 67 0c 	call	0x18ce	; 0x18ce <LCD0_strobe>
	
	if(*lcd0data_PIN & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7); LCD_ticks(BIT_N_TICKS);
    1b02:	e0 91 2b 02 	lds	r30, 0x022B	; 0x80022b <lcd0data_PIN>
    1b06:	f0 91 2c 02 	lds	r31, 0x022C	; 0x80022c <lcd0data_PIN+0x1>
    1b0a:	80 81       	ld	r24, Z
    1b0c:	83 fd       	sbrc	r24, 3
    1b0e:	02 c0       	rjmp	.+4      	; 0x1b14 <LCD0_read+0x70>
    1b10:	c0 e0       	ldi	r28, 0x00	; 0
    1b12:	01 c0       	rjmp	.+2      	; 0x1b16 <LCD0_read+0x72>
    1b14:	c0 e8       	ldi	r28, 0x80	; 128
	if(*lcd0data_PIN & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6); LCD_ticks(BIT_N_TICKS);
    1b16:	80 81       	ld	r24, Z
    1b18:	82 ff       	sbrs	r24, 2
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <LCD0_read+0x7c>
    1b1c:	c0 64       	ori	r28, 0x40	; 64
    1b1e:	01 c0       	rjmp	.+2      	; 0x1b22 <LCD0_read+0x7e>
    1b20:	cf 7b       	andi	r28, 0xBF	; 191
	if(*lcd0data_PIN & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5); LCD_ticks(BIT_N_TICKS);
    1b22:	80 81       	ld	r24, Z
    1b24:	81 ff       	sbrs	r24, 1
    1b26:	02 c0       	rjmp	.+4      	; 0x1b2c <LCD0_read+0x88>
    1b28:	c0 62       	ori	r28, 0x20	; 32
    1b2a:	01 c0       	rjmp	.+2      	; 0x1b2e <LCD0_read+0x8a>
    1b2c:	cf 7d       	andi	r28, 0xDF	; 223
	if(*lcd0data_PIN & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4); LCD_ticks(BIT_N_TICKS);
    1b2e:	80 81       	ld	r24, Z
    1b30:	80 ff       	sbrs	r24, 0
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <LCD0_read+0x94>
    1b34:	c0 61       	ori	r28, 0x10	; 16
    1b36:	01 c0       	rjmp	.+2      	; 0x1b3a <LCD0_read+0x96>
    1b38:	cf 7e       	andi	r28, 0xEF	; 239
	
	if(D_I) *lcd0cmd_PORT |= (1 << RS); else *lcd0cmd_PORT &= ~(1 << RS);
    1b3a:	01 2b       	or	r16, r17
    1b3c:	41 f0       	breq	.+16     	; 0x1b4e <LCD0_read+0xaa>
    1b3e:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1b42:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1b46:	80 81       	ld	r24, Z
    1b48:	81 60       	ori	r24, 0x01	; 1
    1b4a:	80 83       	st	Z, r24
    1b4c:	07 c0       	rjmp	.+14     	; 0x1b5c <LCD0_read+0xb8>
    1b4e:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1b52:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1b56:	80 81       	ld	r24, Z
    1b58:	8e 7f       	andi	r24, 0xFE	; 254
    1b5a:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    1b5c:	80 e0       	ldi	r24, 0x00	; 0
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	0e 94 67 0c 	call	0x18ce	; 0x18ce <LCD0_strobe>
	
	if(*lcd0data_PIN & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3); LCD_ticks(BIT_N_TICKS);
    1b64:	e0 91 2b 02 	lds	r30, 0x022B	; 0x80022b <lcd0data_PIN>
    1b68:	f0 91 2c 02 	lds	r31, 0x022C	; 0x80022c <lcd0data_PIN+0x1>
    1b6c:	80 81       	ld	r24, Z
    1b6e:	83 ff       	sbrs	r24, 3
    1b70:	03 c0       	rjmp	.+6      	; 0x1b78 <LCD0_read+0xd4>
    1b72:	8c 2f       	mov	r24, r28
    1b74:	88 60       	ori	r24, 0x08	; 8
    1b76:	02 c0       	rjmp	.+4      	; 0x1b7c <LCD0_read+0xd8>
    1b78:	8c 2f       	mov	r24, r28
    1b7a:	87 7f       	andi	r24, 0xF7	; 247
	if(*lcd0data_PIN & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2); LCD_ticks(BIT_N_TICKS);
    1b7c:	90 81       	ld	r25, Z
    1b7e:	92 ff       	sbrs	r25, 2
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <LCD0_read+0xe2>
    1b82:	84 60       	ori	r24, 0x04	; 4
    1b84:	01 c0       	rjmp	.+2      	; 0x1b88 <LCD0_read+0xe4>
    1b86:	8b 7f       	andi	r24, 0xFB	; 251
	if(*lcd0data_PIN & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1); LCD_ticks(BIT_N_TICKS);
    1b88:	90 81       	ld	r25, Z
    1b8a:	91 ff       	sbrs	r25, 1
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <LCD0_read+0xee>
    1b8e:	82 60       	ori	r24, 0x02	; 2
    1b90:	01 c0       	rjmp	.+2      	; 0x1b94 <LCD0_read+0xf0>
    1b92:	8d 7f       	andi	r24, 0xFD	; 253
	if(*lcd0data_PIN & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0); LCD_ticks(BIT_N_TICKS);
    1b94:	90 81       	ld	r25, Z
    1b96:	90 ff       	sbrs	r25, 0
    1b98:	02 c0       	rjmp	.+4      	; 0x1b9e <LCD0_read+0xfa>
    1b9a:	81 60       	ori	r24, 0x01	; 1
    1b9c:	01 c0       	rjmp	.+2      	; 0x1ba0 <LCD0_read+0xfc>
    1b9e:	8e 7f       	andi	r24, 0xFE	; 254
	
	*lcd0cmd_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    1ba0:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1ba4:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1ba8:	90 81       	ld	r25, Z
    1baa:	9b 7f       	andi	r25, 0xFB	; 251
    1bac:	90 83       	st	Z, r25
	
	return c;
}
    1bae:	cf 91       	pop	r28
    1bb0:	1f 91       	pop	r17
    1bb2:	0f 91       	pop	r16
    1bb4:	08 95       	ret

00001bb6 <LCD0_BF>:
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
		inst = LCD0_read(INST);
    1bb6:	80 e0       	ldi	r24, 0x00	; 0
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    1bbe:	88 23       	and	r24, r24
    1bc0:	54 f4       	brge	.+20     	; 0x1bd6 <LCD0_BF+0x20>
		inst = LCD0_read(INST);
    1bc2:	80 e0       	ldi	r24, 0x00	; 0
    1bc4:	90 e0       	ldi	r25, 0x00	; 0
    1bc6:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    1bca:	88 23       	and	r24, r24
    1bcc:	24 f4       	brge	.+8      	; 0x1bd6 <LCD0_BF+0x20>
		inst = LCD0_read(INST);
    1bce:	80 e0       	ldi	r24, 0x00	; 0
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <LCD0_read>
    1bd6:	08 95       	ret

00001bd8 <LCD0_putch>:
	LCD0_BF();
	return c;
}
void LCD0_putch(char c)
{
	LCD0_write(c, DATA);
    1bd8:	61 e0       	ldi	r22, 0x01	; 1
    1bda:	70 e0       	ldi	r23, 0x00	; 0
    1bdc:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1be0:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
    1be4:	08 95       	ret

00001be6 <LCD0_string>:
}
void LCD0_string(const char* s)
{
    1be6:	cf 93       	push	r28
    1be8:	df 93       	push	r29
    1bea:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    1bec:	88 81       	ld	r24, Y
    1bee:	88 23       	and	r24, r24
    1bf0:	31 f0       	breq	.+12     	; 0x1bfe <LCD0_string+0x18>
    1bf2:	21 96       	adiw	r28, 0x01	; 1
		tmp = *(s++);
		LCD0_putch(tmp);
    1bf4:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <LCD0_putch>
	LCD0_BF();
}
void LCD0_string(const char* s)
{
	char tmp;
	while(*s){
    1bf8:	89 91       	ld	r24, Y+
    1bfa:	81 11       	cpse	r24, r1
    1bfc:	fb cf       	rjmp	.-10     	; 0x1bf4 <LCD0_string+0xe>
		tmp = *(s++);
		LCD0_putch(tmp);
	}
}
    1bfe:	df 91       	pop	r29
    1c00:	cf 91       	pop	r28
    1c02:	08 95       	ret

00001c04 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint8_t size)
{
    1c04:	0f 93       	push	r16
    1c06:	1f 93       	push	r17
    1c08:	cf 93       	push	r28
    1c0a:	df 93       	push	r29
    1c0c:	fc 01       	movw	r30, r24
    1c0e:	d6 2f       	mov	r29, r22
	char tmp;
	uint8_t pos = 0;
	while(*s){
    1c10:	80 81       	ld	r24, Z
    1c12:	88 23       	and	r24, r24
    1c14:	51 f0       	breq	.+20     	; 0x1c2a <LCD0_string_size+0x26>
		tmp=*(s++);
    1c16:	8f 01       	movw	r16, r30
    1c18:	0f 5f       	subi	r16, 0xFF	; 255
    1c1a:	1f 4f       	sbci	r17, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
    1c1c:	61 11       	cpse	r22, r1
    1c1e:	09 c0       	rjmp	.+18     	; 0x1c32 <LCD0_string_size+0x2e>
    1c20:	17 c0       	rjmp	.+46     	; 0x1c50 <LCD0_string_size+0x4c>
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
    1c22:	cf 5f       	subi	r28, 0xFF	; 255
		if(pos > size) // 1 TO SIZE+1
    1c24:	dc 17       	cp	r29, r28
    1c26:	30 f4       	brcc	.+12     	; 0x1c34 <LCD0_string_size+0x30>
    1c28:	01 c0       	rjmp	.+2      	; 0x1c2c <LCD0_string_size+0x28>
	}
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
    1c2a:	c0 e0       	ldi	r28, 0x00	; 0
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    1c2c:	cd 17       	cp	r28, r29
    1c2e:	50 f0       	brcs	.+20     	; 0x1c44 <LCD0_string_size+0x40>
    1c30:	0f c0       	rjmp	.+30     	; 0x1c50 <LCD0_string_size+0x4c>
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
		if(pos > size) // 1 TO SIZE+1
    1c32:	c1 e0       	ldi	r28, 0x01	; 1
			break;
		LCD0_putch(tmp);
    1c34:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <LCD0_putch>
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
    1c38:	f8 01       	movw	r30, r16
    1c3a:	81 91       	ld	r24, Z+
    1c3c:	8f 01       	movw	r16, r30
    1c3e:	81 11       	cpse	r24, r1
    1c40:	f0 cf       	rjmp	.-32     	; 0x1c22 <LCD0_string_size+0x1e>
    1c42:	f4 cf       	rjmp	.-24     	; 0x1c2c <LCD0_string_size+0x28>
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
		LCD0_putch(' ');
    1c44:	80 e2       	ldi	r24, 0x20	; 32
    1c46:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <LCD0_putch>
		pos++;
    1c4a:	cf 5f       	subi	r28, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    1c4c:	cd 17       	cp	r28, r29
    1c4e:	d0 f3       	brcs	.-12     	; 0x1c44 <LCD0_string_size+0x40>
		LCD0_putch(' ');
		pos++;
	}
}
    1c50:	df 91       	pop	r29
    1c52:	cf 91       	pop	r28
    1c54:	1f 91       	pop	r17
    1c56:	0f 91       	pop	r16
    1c58:	08 95       	ret

00001c5a <LCD0_hspace>:
void LCD0_hspace(uint8_t n)
{
    1c5a:	cf 93       	push	r28
    1c5c:	c8 2f       	mov	r28, r24
	for(; n; n--){
    1c5e:	88 23       	and	r24, r24
    1c60:	29 f0       	breq	.+10     	; 0x1c6c <LCD0_hspace+0x12>
		LCD0_putch(' ');
    1c62:	80 e2       	ldi	r24, 0x20	; 32
    1c64:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <LCD0_putch>
		pos++;
	}
}
void LCD0_hspace(uint8_t n)
{
	for(; n; n--){
    1c68:	c1 50       	subi	r28, 0x01	; 1
    1c6a:	d9 f7       	brne	.-10     	; 0x1c62 <LCD0_hspace+0x8>
		LCD0_putch(' ');
	}
}
    1c6c:	cf 91       	pop	r28
    1c6e:	08 95       	ret

00001c70 <LCD0_gotoxy>:
{
	LCD0_write(0x01, INST);
    _delay_ms(1.53);
}
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
    1c70:	26 2f       	mov	r18, r22
	switch(y){
    1c72:	81 30       	cpi	r24, 0x01	; 1
    1c74:	91 05       	cpc	r25, r1
    1c76:	81 f0       	breq	.+32     	; 0x1c98 <LCD0_gotoxy+0x28>
    1c78:	30 f0       	brcs	.+12     	; 0x1c86 <LCD0_gotoxy+0x16>
    1c7a:	82 30       	cpi	r24, 0x02	; 2
    1c7c:	91 05       	cpc	r25, r1
    1c7e:	a9 f0       	breq	.+42     	; 0x1caa <LCD0_gotoxy+0x3a>
    1c80:	03 97       	sbiw	r24, 0x03	; 3
    1c82:	e1 f0       	breq	.+56     	; 0x1cbc <LCD0_gotoxy+0x4c>
    1c84:	08 95       	ret
		case 0:
			LCD0_write((0x80 + x), INST);
    1c86:	60 e0       	ldi	r22, 0x00	; 0
    1c88:	70 e0       	ldi	r23, 0x00	; 0
    1c8a:	80 e8       	ldi	r24, 0x80	; 128
    1c8c:	82 0f       	add	r24, r18
    1c8e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
			LCD0_BF();
    1c92:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
			break;
    1c96:	08 95       	ret
		case 1:
			LCD0_write((0xC0 + x), INST);
    1c98:	60 e0       	ldi	r22, 0x00	; 0
    1c9a:	70 e0       	ldi	r23, 0x00	; 0
    1c9c:	80 ec       	ldi	r24, 0xC0	; 192
    1c9e:	82 0f       	add	r24, r18
    1ca0:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
			LCD0_BF();
    1ca4:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
			break;
    1ca8:	08 95       	ret
		case 2:
			LCD0_write((0x94 + x), INST); // 0x94
    1caa:	60 e0       	ldi	r22, 0x00	; 0
    1cac:	70 e0       	ldi	r23, 0x00	; 0
    1cae:	84 e9       	ldi	r24, 0x94	; 148
    1cb0:	82 0f       	add	r24, r18
    1cb2:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
			LCD0_BF();
    1cb6:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
			break;
    1cba:	08 95       	ret
		case 3:
			LCD0_write((0xD4 + x), INST); // 0xD4
    1cbc:	60 e0       	ldi	r22, 0x00	; 0
    1cbe:	70 e0       	ldi	r23, 0x00	; 0
    1cc0:	84 ed       	ldi	r24, 0xD4	; 212
    1cc2:	82 0f       	add	r24, r18
    1cc4:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
			LCD0_BF();
    1cc8:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
    1ccc:	08 95       	ret

00001cce <LCD0_inic>:
	return lcd0;
}
void LCD0_inic(void)
{
	// LCD INIC
	*lcd0cmd_DDR = (1 << RS) | (1 << RW) | (1 << EN) | (0 << NC);
    1cce:	e0 91 29 02 	lds	r30, 0x0229	; 0x800229 <lcd0cmd_DDR>
    1cd2:	f0 91 2a 02 	lds	r31, 0x022A	; 0x80022a <lcd0cmd_DDR+0x1>
    1cd6:	87 e0       	ldi	r24, 0x07	; 7
    1cd8:	80 83       	st	Z, r24
	*lcd0cmd_PORT = (1 << NC);
    1cda:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1cde:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1ce2:	88 e0       	ldi	r24, 0x08	; 8
    1ce4:	80 83       	st	Z, r24
    1ce6:	2f ef       	ldi	r18, 0xFF	; 255
    1ce8:	83 ef       	ldi	r24, 0xF3	; 243
    1cea:	91 e0       	ldi	r25, 0x01	; 1
    1cec:	21 50       	subi	r18, 0x01	; 1
    1cee:	80 40       	sbci	r24, 0x00	; 0
    1cf0:	90 40       	sbci	r25, 0x00	; 0
    1cf2:	e1 f7       	brne	.-8      	; 0x1cec <LCD0_inic+0x1e>
    1cf4:	00 c0       	rjmp	.+0      	; 0x1cf6 <LCD0_inic+0x28>
    1cf6:	00 00       	nop
	// INICIALIZACAO LCD datasheet/
	_delay_ms(40); // using clock at 16Mhz
	LCD0_write(0x38, INST); // function set
    1cf8:	60 e0       	ldi	r22, 0x00	; 0
    1cfa:	70 e0       	ldi	r23, 0x00	; 0
    1cfc:	88 e3       	ldi	r24, 0x38	; 56
    1cfe:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1d02:	20 ed       	ldi	r18, 0xD0	; 208
    1d04:	2a 95       	dec	r18
    1d06:	f1 f7       	brne	.-4      	; 0x1d04 <LCD0_inic+0x36>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    1d08:	60 e0       	ldi	r22, 0x00	; 0
    1d0a:	70 e0       	ldi	r23, 0x00	; 0
    1d0c:	88 e3       	ldi	r24, 0x38	; 56
    1d0e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
    1d12:	80 ed       	ldi	r24, 0xD0	; 208
    1d14:	8a 95       	dec	r24
    1d16:	f1 f7       	brne	.-4      	; 0x1d14 <LCD0_inic+0x46>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    1d18:	60 e0       	ldi	r22, 0x00	; 0
    1d1a:	70 e0       	ldi	r23, 0x00	; 0
    1d1c:	88 e3       	ldi	r24, 0x38	; 56
    1d1e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
    1d22:	90 ed       	ldi	r25, 0xD0	; 208
    1d24:	9a 95       	dec	r25
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <LCD0_inic+0x56>
	_delay_us(39);
	LCD0_write(0x28, INST); // function set 2B
    1d28:	60 e0       	ldi	r22, 0x00	; 0
    1d2a:	70 e0       	ldi	r23, 0x00	; 0
    1d2c:	88 e2       	ldi	r24, 0x28	; 40
    1d2e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
    1d32:	25 ec       	ldi	r18, 0xC5	; 197
    1d34:	2a 95       	dec	r18
    1d36:	f1 f7       	brne	.-4      	; 0x1d34 <LCD0_inic+0x66>
    1d38:	00 00       	nop
	_delay_us(37);
	LCD0_write(0x28, INST); // function set 2B
    1d3a:	60 e0       	ldi	r22, 0x00	; 0
    1d3c:	70 e0       	ldi	r23, 0x00	; 0
    1d3e:	88 e2       	ldi	r24, 0x28	; 40
    1d40:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
    1d44:	85 ec       	ldi	r24, 0xC5	; 197
    1d46:	8a 95       	dec	r24
    1d48:	f1 f7       	brne	.-4      	; 0x1d46 <LCD0_inic+0x78>
    1d4a:	00 00       	nop
	_delay_us(37);
	/**************************************/
	// for(repeat = 2 ; repeat ; repeat--){
	// repeat twice in 4 bit length
	LCD0_write(0x28, INST); // function set 2B
    1d4c:	60 e0       	ldi	r22, 0x00	; 0
    1d4e:	70 e0       	ldi	r23, 0x00	; 0
    1d50:	88 e2       	ldi	r24, 0x28	; 40
    1d52:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d56:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	LCD0_write(0x28, INST); // function set 2B
    1d5a:	60 e0       	ldi	r22, 0x00	; 0
    1d5c:	70 e0       	ldi	r23, 0x00	; 0
    1d5e:	88 e2       	ldi	r24, 0x28	; 40
    1d60:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d64:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>

	LCD0_write(0x0C, INST); // display on/off control
    1d68:	60 e0       	ldi	r22, 0x00	; 0
    1d6a:	70 e0       	ldi	r23, 0x00	; 0
    1d6c:	8c e0       	ldi	r24, 0x0C	; 12
    1d6e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d72:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	LCD0_write(0x0C, INST); // display on/off control
    1d76:	60 e0       	ldi	r22, 0x00	; 0
    1d78:	70 e0       	ldi	r23, 0x00	; 0
    1d7a:	8c e0       	ldi	r24, 0x0C	; 12
    1d7c:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d80:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>

	LCD0_write(0x01, INST); // clear display
    1d84:	60 e0       	ldi	r22, 0x00	; 0
    1d86:	70 e0       	ldi	r23, 0x00	; 0
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d8e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	LCD0_write(0x01, INST); // clear display
    1d92:	60 e0       	ldi	r22, 0x00	; 0
    1d94:	70 e0       	ldi	r23, 0x00	; 0
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1d9c:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>

	LCD0_write(0x06, INST); // entry mode set (crazy settings)
    1da0:	60 e0       	ldi	r22, 0x00	; 0
    1da2:	70 e0       	ldi	r23, 0x00	; 0
    1da4:	86 e0       	ldi	r24, 0x06	; 6
    1da6:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1daa:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	LCD0_write(0x06, INST); // entry mode set (crazy settings)
    1dae:	60 e0       	ldi	r22, 0x00	; 0
    1db0:	70 e0       	ldi	r23, 0x00	; 0
    1db2:	86 e0       	ldi	r24, 0x06	; 6
    1db4:	0e 94 76 0c 	call	0x18ec	; 0x18ec <LCD0_write>
	LCD0_BF();
    1db8:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	// INICIALIZATION END
	// LCD0_write(0x1F, INST); // cursor or display shift
	// _delay_us(39);
	// LCD0_write(0x03, INST); // return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
    1dbc:	60 e0       	ldi	r22, 0x00	; 0
    1dbe:	70 e0       	ldi	r23, 0x00	; 0
    1dc0:	80 e0       	ldi	r24, 0x00	; 0
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <LCD0_gotoxy>
    1dc8:	08 95       	ret

00001dca <LCD0enable>:
void LCD0_reboot(void);
void LCD_ticks(uint16_t num);

/*** Procedure & Function ***/
LCD0 LCD0enable(volatile uint8_t *cmdddr, volatile uint8_t *cmdpin, volatile uint8_t *cmdport, volatile uint8_t *dataddr, volatile uint8_t *datapin, volatile uint8_t *dataport)
{
    1dca:	cf 92       	push	r12
    1dcc:	df 92       	push	r13
    1dce:	ef 92       	push	r14
    1dd0:	ff 92       	push	r15
    1dd2:	0f 93       	push	r16
    1dd4:	1f 93       	push	r17
    1dd6:	cf 93       	push	r28
    1dd8:	df 93       	push	r29
    1dda:	ec 01       	movw	r28, r24
	// LOCAL VARIABLES
	// ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	// import parameters
	lcd0cmd_DDR = cmdddr;
    1ddc:	70 93 2a 02 	sts	0x022A, r23	; 0x80022a <lcd0cmd_DDR+0x1>
    1de0:	60 93 29 02 	sts	0x0229, r22	; 0x800229 <lcd0cmd_DDR>
	lcd0cmd_PIN = cmdpin;
    1de4:	50 93 2f 02 	sts	0x022F, r21	; 0x80022f <lcd0cmd_PIN+0x1>
    1de8:	40 93 2e 02 	sts	0x022E, r20	; 0x80022e <lcd0cmd_PIN>
	lcd0cmd_PORT = cmdport;
    1dec:	30 93 28 02 	sts	0x0228, r19	; 0x800228 <lcd0cmd_PORT+0x1>
    1df0:	20 93 27 02 	sts	0x0227, r18	; 0x800227 <lcd0cmd_PORT>
	lcd0data_DDR = dataddr;
    1df4:	10 93 31 02 	sts	0x0231, r17	; 0x800231 <lcd0data_DDR+0x1>
    1df8:	00 93 30 02 	sts	0x0230, r16	; 0x800230 <lcd0data_DDR>
	lcd0data_PIN = datapin;
    1dfc:	f0 92 2c 02 	sts	0x022C, r15	; 0x80022c <lcd0data_PIN+0x1>
    1e00:	e0 92 2b 02 	sts	0x022B, r14	; 0x80022b <lcd0data_PIN>
	lcd0data_PORT = dataport;
    1e04:	d0 92 33 02 	sts	0x0233, r13	; 0x800233 <lcd0data_PORT+0x1>
    1e08:	c0 92 32 02 	sts	0x0232, r12	; 0x800232 <lcd0data_PORT>
	// initialize variables
	*lcd0cmd_DDR = 0x00;
    1e0c:	fb 01       	movw	r30, r22
    1e0e:	10 82       	st	Z, r1
	*lcd0cmd_PORT = 0xFF;
    1e10:	e0 91 27 02 	lds	r30, 0x0227	; 0x800227 <lcd0cmd_PORT>
    1e14:	f0 91 28 02 	lds	r31, 0x0228	; 0x800228 <lcd0cmd_PORT+0x1>
    1e18:	8f ef       	ldi	r24, 0xFF	; 255
    1e1a:	80 83       	st	Z, r24
	*lcd0data_DDR = 0x00;
    1e1c:	e0 91 30 02 	lds	r30, 0x0230	; 0x800230 <lcd0data_DDR>
    1e20:	f0 91 31 02 	lds	r31, 0x0231	; 0x800231 <lcd0data_DDR+0x1>
    1e24:	10 82       	st	Z, r1
	*lcd0data_PORT = 0xFF;
    1e26:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <lcd0data_PORT>
    1e2a:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <lcd0data_PORT+0x1>
    1e2e:	80 83       	st	Z, r24
	lcd0_detect = *lcd0cmd_PIN & (1 << NC);
    1e30:	e0 91 2e 02 	lds	r30, 0x022E	; 0x80022e <lcd0cmd_PIN>
    1e34:	f0 91 2f 02 	lds	r31, 0x022F	; 0x80022f <lcd0cmd_PIN+0x1>
    1e38:	80 81       	ld	r24, Z
    1e3a:	88 70       	andi	r24, 0x08	; 8
    1e3c:	80 93 2d 02 	sts	0x022D, r24	; 0x80022d <lcd0_detect>
	lcd0.hspace = LCD0_hspace;
	lcd0.clear = LCD0_clear;
	lcd0.gotoxy = LCD0_gotoxy;
	lcd0.reboot = LCD0_reboot;
	// LCD INIC
	LCD0_inic();
    1e40:	0e 94 67 0e 	call	0x1cce	; 0x1cce <LCD0_inic>
	
	return lcd0;
    1e44:	86 e7       	ldi	r24, 0x76	; 118
    1e46:	9c e0       	ldi	r25, 0x0C	; 12
    1e48:	99 83       	std	Y+1, r25	; 0x01
    1e4a:	88 83       	st	Y, r24
    1e4c:	82 e5       	ldi	r24, 0x52	; 82
    1e4e:	9d e0       	ldi	r25, 0x0D	; 13
    1e50:	9b 83       	std	Y+3, r25	; 0x03
    1e52:	8a 83       	std	Y+2, r24	; 0x02
    1e54:	8b ed       	ldi	r24, 0xDB	; 219
    1e56:	9d e0       	ldi	r25, 0x0D	; 13
    1e58:	9d 83       	std	Y+5, r25	; 0x05
    1e5a:	8c 83       	std	Y+4, r24	; 0x04
    1e5c:	8c ee       	ldi	r24, 0xEC	; 236
    1e5e:	9d e0       	ldi	r25, 0x0D	; 13
    1e60:	9f 83       	std	Y+7, r25	; 0x07
    1e62:	8e 83       	std	Y+6, r24	; 0x06
    1e64:	8a e6       	ldi	r24, 0x6A	; 106
    1e66:	9f e0       	ldi	r25, 0x0F	; 15
    1e68:	99 87       	std	Y+9, r25	; 0x09
    1e6a:	88 87       	std	Y+8, r24	; 0x08
    1e6c:	83 ef       	ldi	r24, 0xF3	; 243
    1e6e:	9d e0       	ldi	r25, 0x0D	; 13
    1e70:	9b 87       	std	Y+11, r25	; 0x0b
    1e72:	8a 87       	std	Y+10, r24	; 0x0a
    1e74:	82 e0       	ldi	r24, 0x02	; 2
    1e76:	9e e0       	ldi	r25, 0x0E	; 14
    1e78:	9d 87       	std	Y+13, r25	; 0x0d
    1e7a:	8c 87       	std	Y+12, r24	; 0x0c
    1e7c:	8d e2       	ldi	r24, 0x2D	; 45
    1e7e:	9e e0       	ldi	r25, 0x0E	; 14
    1e80:	9f 87       	std	Y+15, r25	; 0x0f
    1e82:	8e 87       	std	Y+14, r24	; 0x0e
    1e84:	86 e4       	ldi	r24, 0x46	; 70
    1e86:	9d e0       	ldi	r25, 0x0D	; 13
    1e88:	99 8b       	std	Y+17, r25	; 0x11
    1e8a:	88 8b       	std	Y+16, r24	; 0x10
    1e8c:	88 e3       	ldi	r24, 0x38	; 56
    1e8e:	9e e0       	ldi	r25, 0x0E	; 14
    1e90:	9b 8b       	std	Y+19, r25	; 0x13
    1e92:	8a 8b       	std	Y+18, r24	; 0x12
    1e94:	88 e5       	ldi	r24, 0x58	; 88
    1e96:	9f e0       	ldi	r25, 0x0F	; 15
    1e98:	9d 8b       	std	Y+21, r25	; 0x15
    1e9a:	8c 8b       	std	Y+20, r24	; 0x14
}
    1e9c:	ce 01       	movw	r24, r28
    1e9e:	df 91       	pop	r29
    1ea0:	cf 91       	pop	r28
    1ea2:	1f 91       	pop	r17
    1ea4:	0f 91       	pop	r16
    1ea6:	ff 90       	pop	r15
    1ea8:	ef 90       	pop	r14
    1eaa:	df 90       	pop	r13
    1eac:	cf 90       	pop	r12
    1eae:	08 95       	ret

00001eb0 <LCD0_reboot>:
	*lcd0cmd_PORT &= ~(1 << EN);
	LCD_ticks(num);
	*lcd0cmd_PORT |= (1 << EN);
}
void LCD0_reboot(void)
{
    1eb0:	cf 93       	push	r28
	// low high detect pin NC
	uint8_t i;
	uint8_t tmp;
	tmp = *lcd0cmd_PIN & (1 << NC);
    1eb2:	e0 91 2e 02 	lds	r30, 0x022E	; 0x80022e <lcd0cmd_PIN>
    1eb6:	f0 91 2f 02 	lds	r31, 0x022F	; 0x80022f <lcd0cmd_PIN+0x1>
    1eba:	c0 81       	ld	r28, Z
    1ebc:	c8 70       	andi	r28, 0x08	; 8
	i = tmp ^ lcd0_detect;
    1ebe:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <lcd0_detect>
    1ec2:	8c 27       	eor	r24, r28
	i &= tmp;
	if(i)
    1ec4:	8c 23       	and	r24, r28
    1ec6:	11 f0       	breq	.+4      	; 0x1ecc <LCD0_reboot+0x1c>
		LCD0_inic();
    1ec8:	0e 94 67 0e 	call	0x1cce	; 0x1cce <LCD0_inic>
	lcd0_detect = tmp;
    1ecc:	c0 93 2d 02 	sts	0x022D, r28	; 0x80022d <lcd0_detect>
}
    1ed0:	cf 91       	pop	r28
    1ed2:	08 95       	ret

00001ed4 <LCD0_getch>:
		if(i > 1)
			break;
	}
}
char LCD0_getch(void)
{
    1ed4:	cf 93       	push	r28
	char c;
	c = LCD0_read(DATA);
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <LCD0_read>
    1ede:	c8 2f       	mov	r28, r24
	LCD0_BF();
    1ee0:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <LCD0_BF>
	return c;
}
    1ee4:	8c 2f       	mov	r24, r28
    1ee6:	cf 91       	pop	r28
    1ee8:	08 95       	ret

00001eea <main>:
/***File Header***/
void PORTINIT(void);

/***Procedure & Function****/
int main(void)
{
    1eea:	cf 93       	push	r28
    1eec:	df 93       	push	r29
    1eee:	cd b7       	in	r28, 0x3d	; 61
    1ef0:	de b7       	in	r29, 0x3e	; 62
    1ef2:	ac 97       	sbiw	r28, 0x2c	; 44
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	f8 94       	cli
    1ef8:	de bf       	out	0x3e, r29	; 62
    1efa:	0f be       	out	0x3f, r0	; 63
    1efc:	cd bf       	out	0x3d, r28	; 61
	/***Preamble***/
	/***Local Variable***/
	//FUNC func = FUNCenable();
	LCD0 lcd = LCD0enable(&DDRB,&PINB,&PORTB, &DDRC,&PINC,&PORTC);
    1efe:	0f 2e       	mov	r0, r31
    1f00:	f8 e2       	ldi	r31, 0x28	; 40
    1f02:	cf 2e       	mov	r12, r31
    1f04:	d1 2c       	mov	r13, r1
    1f06:	f0 2d       	mov	r31, r0
    1f08:	0f 2e       	mov	r0, r31
    1f0a:	f6 e2       	ldi	r31, 0x26	; 38
    1f0c:	ef 2e       	mov	r14, r31
    1f0e:	f1 2c       	mov	r15, r1
    1f10:	f0 2d       	mov	r31, r0
    1f12:	07 e2       	ldi	r16, 0x27	; 39
    1f14:	10 e0       	ldi	r17, 0x00	; 0
    1f16:	25 e2       	ldi	r18, 0x25	; 37
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	43 e2       	ldi	r20, 0x23	; 35
    1f1c:	50 e0       	ldi	r21, 0x00	; 0
    1f1e:	64 e2       	ldi	r22, 0x24	; 36
    1f20:	70 e0       	ldi	r23, 0x00	; 0
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <LCD0enable>
	//HC595 shift = HC595enable(&DDRB,&PORTB,3,1,0); //REMEMBER!!!
	UART uart = UARTenable(103,8,1,NONE);
    1f2a:	00 e0       	ldi	r16, 0x00	; 0
    1f2c:	10 e0       	ldi	r17, 0x00	; 0
    1f2e:	21 e0       	ldi	r18, 0x01	; 1
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	48 e0       	ldi	r20, 0x08	; 8
    1f34:	50 e0       	ldi	r21, 0x00	; 0
    1f36:	67 e6       	ldi	r22, 0x67	; 103
    1f38:	70 e0       	ldi	r23, 0x00	; 0
    1f3a:	ce 01       	movw	r24, r28
    1f3c:	47 96       	adiw	r24, 0x17	; 23
    1f3e:	0e 94 35 0a 	call	0x146a	; 0x146a <UARTenable>
    1f42:	0b a5       	ldd	r16, Y+43	; 0x2b
    1f44:	1c a5       	ldd	r17, Y+44	; 0x2c
	/***Local Variable***/
	//char* uartreceive;
    /* Replace with your application code */
    while (TRUE)
    {
		lcd.gotoxy(0,0);
    1f46:	eb 89       	ldd	r30, Y+19	; 0x13
    1f48:	fc 89       	ldd	r31, Y+20	; 0x14
    1f4a:	60 e0       	ldi	r22, 0x00	; 0
    1f4c:	70 e0       	ldi	r23, 0x00	; 0
    1f4e:	80 e0       	ldi	r24, 0x00	; 0
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	09 95       	icall
		lcd.string_size("Welcome",7);
    1f54:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f56:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f58:	67 e0       	ldi	r22, 0x07	; 7
    1f5a:	80 e0       	ldi	r24, 0x00	; 0
    1f5c:	91 e0       	ldi	r25, 0x01	; 1
    1f5e:	09 95       	icall
		if(!(PIND & 0x04))
    1f60:	4a 99       	sbic	0x09, 2	; 9
    1f62:	f1 cf       	rjmp	.-30     	; 0x1f46 <main+0x5c>
		{
			uart.putch('>');
    1f64:	e9 a5       	ldd	r30, Y+41	; 0x29
    1f66:	fa a5       	ldd	r31, Y+42	; 0x2a
    1f68:	8e e3       	ldi	r24, 0x3E	; 62
    1f6a:	09 95       	icall
			uart.puts("Welcome to uart com threw ftdi ! \r \n");
    1f6c:	88 e0       	ldi	r24, 0x08	; 8
    1f6e:	91 e0       	ldi	r25, 0x01	; 1
    1f70:	f8 01       	movw	r30, r16
    1f72:	09 95       	icall
			uart.puts("AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA ! \r \n");
    1f74:	8d e2       	ldi	r24, 0x2D	; 45
    1f76:	91 e0       	ldi	r25, 0x01	; 1
    1f78:	f8 01       	movw	r30, r16
    1f7a:	09 95       	icall
    1f7c:	e4 cf       	rjmp	.-56     	; 0x1f46 <main+0x5c>

00001f7e <__udivmodsi4>:
    1f7e:	a1 e2       	ldi	r26, 0x21	; 33
    1f80:	1a 2e       	mov	r1, r26
    1f82:	aa 1b       	sub	r26, r26
    1f84:	bb 1b       	sub	r27, r27
    1f86:	fd 01       	movw	r30, r26
    1f88:	0d c0       	rjmp	.+26     	; 0x1fa4 <__udivmodsi4_ep>

00001f8a <__udivmodsi4_loop>:
    1f8a:	aa 1f       	adc	r26, r26
    1f8c:	bb 1f       	adc	r27, r27
    1f8e:	ee 1f       	adc	r30, r30
    1f90:	ff 1f       	adc	r31, r31
    1f92:	a2 17       	cp	r26, r18
    1f94:	b3 07       	cpc	r27, r19
    1f96:	e4 07       	cpc	r30, r20
    1f98:	f5 07       	cpc	r31, r21
    1f9a:	20 f0       	brcs	.+8      	; 0x1fa4 <__udivmodsi4_ep>
    1f9c:	a2 1b       	sub	r26, r18
    1f9e:	b3 0b       	sbc	r27, r19
    1fa0:	e4 0b       	sbc	r30, r20
    1fa2:	f5 0b       	sbc	r31, r21

00001fa4 <__udivmodsi4_ep>:
    1fa4:	66 1f       	adc	r22, r22
    1fa6:	77 1f       	adc	r23, r23
    1fa8:	88 1f       	adc	r24, r24
    1faa:	99 1f       	adc	r25, r25
    1fac:	1a 94       	dec	r1
    1fae:	69 f7       	brne	.-38     	; 0x1f8a <__udivmodsi4_loop>
    1fb0:	60 95       	com	r22
    1fb2:	70 95       	com	r23
    1fb4:	80 95       	com	r24
    1fb6:	90 95       	com	r25
    1fb8:	9b 01       	movw	r18, r22
    1fba:	ac 01       	movw	r20, r24
    1fbc:	bd 01       	movw	r22, r26
    1fbe:	cf 01       	movw	r24, r30
    1fc0:	08 95       	ret

00001fc2 <__tablejump2__>:
    1fc2:	ee 0f       	add	r30, r30
    1fc4:	ff 1f       	adc	r31, r31
    1fc6:	05 90       	lpm	r0, Z+
    1fc8:	f4 91       	lpm	r31, Z
    1fca:	e0 2d       	mov	r30, r0
    1fcc:	09 94       	ijmp

00001fce <_exit>:
    1fce:	f8 94       	cli

00001fd0 <__stop_program>:
    1fd0:	ff cf       	rjmp	.-2      	; 0x1fd0 <__stop_program>
