% =============================================================================

\begin{figure}[!h]
\centering
\includegraphics[scale={0.45},angle={90}]{diagrams/scarv-cpu-uarch.png}
\caption{
  \CORE{2} core micro-architecture.
}
\label{fig:core:2:normal}
\end{figure}

\begin{figure}[!h]
\begin{lstlisting}[style={block},language={scala}]
class AESVanilla32 extends Config (
  new freechips.rocketchip.subsystem.WithNoMMIOPort ++
  new freechips.rocketchip.subsystem.WithNoSlavePort ++
  new freechips.rocketchip.subsystem.WithInclusiveCache ++
  new freechips.rocketchip.subsystem.WithRV32 ++
  new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++
  new freechips.rocketchip.subsystem.WithNBigCores(1) ++
  new freechips.rocketchip.subsystem.WithoutFPU ++
  new freechips.rocketchip.system.BaseConfig
)
\end{lstlisting}
\caption{$32$-bit \CORE{1} core configuration.}
\label{fig:rocket:32}
\end{figure}

\begin{figure}[!h]
\begin{lstlisting}[style={block},language={scala}]
class AESVanilla64 extends Config(
  new freechips.rocketchip.subsystem.WithNoMMIOPort ++
  new freechips.rocketchip.subsystem.WithNoSlavePort ++
  new freechips.rocketchip.subsystem.WithInclusiveCache ++
  new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++
  new freechips.rocketchip.subsystem.WithNBigCores(1) ++
  new freechips.rocketchip.subsystem.WithoutFPU ++
  new freechips.rocketchip.system.BaseConfig
)
\end{lstlisting}
\caption{$64$-bit \CORE{1} core configuration.}
\label{fig:rocket:64}
\end{figure}

% NOTE: Commented out as SCA section not likely to be included in final version.
%\begin{figure}[!h]
%\centering
%\includegraphics[scale=0.45,angle=90]{diagrams/scarv-cpu-uarch-sca.png}
%\caption{
%  \CORE{2} core: hardened micro-architecture, 
%  extending \ISE{3} for improved security against side-channel attack.
%  Connections coloured red are security-critical, in the sense they relate to masks.
%}
%\label{fig:core:2:secure}
%\end{figure}

% =============================================================================
